Two-level branch prediction cache

Details Two-level branch prediction cache Two-level branch prediction cache

1994-07-05

1996-05-07

Heckler, Thomas M.

Boots, shoes, and leggings

395452, 395464, 364DIG1, 3642617, 36424344, 36424342, G06F 930

Patent

active

055155189

ABSTRACT:
AN improved branch prediction cache (BPC) scheme that utilizes a hybrid cache structure. The BPC provides two levels of branch information caching. The fully associative first level BPC is a shallow but wide structure (36 32-byte entries), which caches full prediction information for a limited number of branch instructions. The second direct mapped level BPC is a deep but narrow structure (256 2-byte entries), which caches only partial prediction information, but does so for a much larger number of branch instructions. As each branch instruction is fetched and decoded, its address is used to perform parallel look-ups in the two branch prediction caches.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4442488 (1984-04-01), Hall
patent: 4594659 (1986-06-01), Guenthner et al.
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4722050 (1988-01-01), Lee et al.
patent: 4775955 (1988-10-01), Liu
patent: 4777587 (1988-10-01), Case et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4796175 (1989-01-01), Matsuo et al.
patent: 4802113 (1989-01-01), Onishi et al.
patent: 4827402 (1989-05-01), Wada
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4882673 (1989-11-01), Witt
patent: 4894772 (1990-01-01), Langendorf
patent: 4926323 (1990-05-01), Baror et al.
patent: 4933837 (1990-06-01), Freidin
patent: 4942520 (1990-07-01), Langendorf
patent: 4943908 (1990-07-01), Emma et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5327547 (1994-07-01), Stiles et al.
David R. Stiles and Harold L. McFarland, "Pipeline Control for a Single Cycle VLSI Implementation of a Complex Instruction Set Computer", Computer Society of the IEEE, pp. 504-508.
A. Thampy Thomas, "A Single Cycle VLSI CISC-Based Workstation: System Overview and Performance Characteristics," Computer Society of the IEEE, pp. 500-503.
Atiq Raza, "Technology Constraints on VLSI Processor Implementation," Computer Society of the Thirty-Fourth IEEE, pp. 509-512.

Affiliated with

Also associated with

Rating

Two-level branch prediction cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-level branch prediction cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-level branch prediction cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1234667