Method for fabricating stacked capacitors in a DRAM cell

Details Method for fabricating stacked capacitors in a DRAM cell Method for fabricating stacked capacitors in a DRAM cell

1996-01-11

1997-11-11

Chaudhari, Chandra

Fishing, trapping, and vermin destroying

437 60, 437919, H01L 218242

Patent

active

056863373

ABSTRACT:
A one mask/four etch step process to form an curved storage node for an advanced DRAM cell capacitor. A first undoped oxide layer and a second doped oxide layer are formed over associated field effect transistors on the substrate surface. Next, a photoresist pattern having an opening over the node (source) is formed over the second oxide layer. In the first etch step, the second oxide layer is isotropically etched through the opening. The isotropic etch selectively etches the second doped oxide layer thereby forming an arced electrode hole in the second oxide layer. Then in the second etch step, the first oxide layer is anisotropically etched to form the node contact hole. A first conductive layer is formed over resultant surface. A polarization layer is formed covering bottom portions of the first conductive layer but exposing the tops of the first conductive layer. In the third etch step, the exposed tops of the first conductive layer are etched off thereby defining curved bottom storage electrodes. The fourth etch removes the planarization layer and parts of the second oxide. Lastly, a dielectric layer and top plate electrode are formed over the bottom storage electrode. The novel process of this invention produces a capacitor using less masking and etch steps than conventional processes and allows closer spacing between capacitors.

REFERENCES:
patent: 5185282 (1993-02-01), Lee et al.
patent: 5208180 (1993-05-01), Gonzalez
patent: 5284787 (1994-02-01), Ahn
patent: 5332685 (1994-07-01), Paric et al.
patent: 5362664 (1994-11-01), Jun
patent: 5391511 (1995-02-01), Doan et al.

Affiliated with

Also associated with

Rating

Method for fabricating stacked capacitors in a DRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating stacked capacitors in a DRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating stacked capacitors in a DRAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1228518