Clock and counter for bit cell determination and timeout timing

Details Clock and counter for bit cell determination and timeout timing Clock and counter for bit cell determination and timeout timing

1996-01-26

1998-07-07

Harvey, Jack B.

395309, G06F 1300

Patent

active

057782016

ABSTRACT:
A method for bit cell determination and timeout detection for an Apple Desktop Bus, using a counter clocked by a clock generator, according to the steps of: At the start of a bit cell, loading an initial value into the counter and enabling the counter to count down as clocked by the clock generator. Counting down until a low to high transition in the input ADB signal is detected or a terminal count is reached, such that if the low to high transition transition is detected, then enabling the counter to count up, else if the terminal count is reached, then indicating a timeout condition. If the counter is enabled to count up, then counting up until a high to low transition in the input ADB signal is detected or the terminal count is reached, such that if the high to low transition is detected, then stopping the counter and reading a final value to determine the bit cell value, else if the terminal count is reached, then indicating a timeout condition.

REFERENCES:
patent: 3859631 (1975-01-01), Holmes et al.
patent: 4713832 (1987-12-01), Hutson

Affiliated with

Also associated with

Rating

Clock and counter for bit cell determination and timeout timing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock and counter for bit cell determination and timeout timing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock and counter for bit cell determination and timeout timing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1216446