Calibration circuit and method for maximum and minimum value det

Details Calibration circuit and method for maximum and minimum value det Calibration circuit and method for maximum and minimum value det

1991-10-16

1994-02-15

Tokar, Michael J.

Electricity: measuring and testing

Impedance, admittance or other quantities representative of...

Calibration

324130, 307351, G01R 3500

Patent

active

052870634

ABSTRACT:
An automatic calibration circuit for a maximum and minimum value detection apparatus including a maximum value detection circuit for detecting and outputting a maximum value of an input signal, and a minimum value detection circuit for detecting and outputting a minimum value of the input signal. In a calibration mode, a reference signal of a fixed value is automatically inputted to the maximum value detection circuit and to the minimum value detection circuit upon entry of a calibration mode. An offset voltage of at least one of the maximum value detection circuit and the minimum value detection circuit is automatically adjusted so that the maximum value and the minimum value obtained in response to the reference signal become equal.

REFERENCES:
patent: 3820033 (1974-06-01), Iwata
patent: 3982241 (1976-09-01), Lipcon
patent: 3984772 (1976-10-01), Bohler et al.
patent: 4069452 (1978-01-01), Conway et al.
patent: 4213085 (1980-07-01), Ramer
patent: 4779039 (1988-10-01), Baker
patent: 4806848 (1989-02-01), Demers

Affiliated with

Also associated with

Rating

Calibration circuit and method for maximum and minimum value det does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Calibration circuit and method for maximum and minimum value det, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibration circuit and method for maximum and minimum value det will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1210150