Floating point processor with high speed rounding circuit

Details Floating point processor with high speed rounding circuit Floating point processor with high speed rounding circuit

1992-04-17

1994-12-13

Envall, Jr., Roy N.

Boots, shoes, and leggings

364764, G06F 750, G06F 738

Patent

active

053734599

ABSTRACT:
In an arithmetic processor, second data are subtracted from first data to derive a first overflow signal. The sum of the second data and "1" is subtracted from the first data to derive another overflow signal. The magnitude relation between the first and second data derived is detected from the derived overflow signals.

REFERENCES:
patent: 3814925 (1974-06-01), Spannagel
patent: 4075704 (1978-02-01), O'Leary
patent: 4218751 (1980-08-01), McManigal
patent: 4562553 (1985-12-01), Mattedi et al.
patent: 4592006 (1986-05-01), Hagiwara et al.
patent: 4644490 (1987-02-01), Kobayashi et al.
patent: 4779220 (1988-10-01), Nukiyama
patent: 4807172 (1989-02-01), Nukiyama
patent: 4841467 (1989-06-01), Ho et al.
patent: 4849921 (1989-07-01), Yasumoto et al.
patent: 4858165 (1989-08-01), Gronowski et al.
patent: 4888722 (1989-12-01), Boreland
patent: 4953115 (1990-08-01), Kanoh

Affiliated with

Also associated with

Rating

Floating point processor with high speed rounding circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point processor with high speed rounding circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point processor with high speed rounding circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1197651