Patent
1996-05-17
1998-08-04
Auve, Glenn A.
395286, 395287, 395290, G06F 1312, G06F 1342
Patent
active
057908117
ABSTRACT:
A computer system and method for performing data transfers during idle PCI clock cycles. The computer system includes a PCI bus, a plurality of devices coupled to the bus, and a bus arbiter coupled to the bus. One of the plurality of devices is a source device, such as a CD-ROM drive controller, and one of the plurality of devices is a destination device, such as an MPEG video decoder. The system further includes a source ready signal, a destination ready signal and an idle acknowledge signal each coupled to the bus arbiter, the source device and the destination device. The source device asserts the source ready signal when the source device is ready to send data to the destination device. The destination device asserts the destination ready signal when the destination device is ready to receive data from the source device. The bus arbiter asserts the idle acknowledge signal when each of the plurality of bus request signal and bus grant signal pairs is deasserted and the bus is idle. The source device sends data to the destination device on the next clock after each of the source ready, destination ready and idle acknowledge signals are asserted.
REFERENCES:
patent: 5517625 (1996-05-01), Takahashi
Peripheral Component Interconnect (PCI) Local Bus Specification, Revision 2.0, Apr. 30, 1993, pp. 9-46.
Advanced Micro Devices , Inc.
Auve Glenn A.
Kivlin B. Noel
Seto Jeffrey K.
LandOfFree
System and method for performing data transfers during PCI idle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for performing data transfers during PCI idle , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing data transfers during PCI idle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1188642