Boots – shoes – and leggings
Patent
1997-11-03
1998-08-04
Teska, Kevin J.
Boots, shoes, and leggings
364490, G06F 1700
Patent
active
057904367
ABSTRACT:
A system and method of simulating operation of an integrated circuit. First, circuit characteristics of circuit components are measured, and a set of circuit simulation model parameters are generated for each measured circuit component. Then, the operation of predefined circuit primitives is simulated using each of the generated sets of circuit simulation model parameters. The circuit primitives include the measured circuit components. The simulated operations are then analyzed to select ones of the simulated operations that are worst, best and nominal with respect to a specified circuit performance parameter and to extract model parameters corresponding to the worst case, best case and nominal case sets of circuit simulation model parameters from the generated sets of circuit simulation model parameters. Each extracted set of circuit simulation model parameters comprises one of the generated sets of circuit simulation model parameters. Then a target circuit is simulated using each of the worst case, best case and nominal case sets of circuit simulation model parameters so as to generate data representing the target circuits under worst case, best case and nominal case manufacturing conditions.
REFERENCES:
patent: 5406497 (1995-04-01), Altheimer et al.
patent: 5548539 (1996-08-01), Vlach et al.
P. Touhy et al., "Realistic Worst-Case Parameters for Circuit Simulation", IEE Proceedings, vol. 134, PtI, No. 5, Oct. 1987, pp. 137-140.
Nassif, S.R., et al., "A Methodology for Worst-Case Analysis of Integrated Circuits", IEEE Transactions on Computer aided design, vol. CAD-5, No. 1, 104-113 (1986).
Cox, P., et al. "Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits", IEEE Trans. Electron Devices, vol. ED-32 No. 2, 471-478 (1985).
Bolt, M., et al., "Realistic Statistical Worst-Case Simulations of VLSI Circuits", IEEE Transactions on Semiconductor Manufacturing, vol. 4 No. 3, 193-198 (1991).
Chen James Chieh-Tsung
Hu Chenming
Ko Ping Keung
Liu Zhihong
BTA Technology, Inc.
Knauer Stephen M.
Roberts A. S.
Teska Kevin J.
LandOfFree
Realistic worst-case circuit simulation system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Realistic worst-case circuit simulation system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Realistic worst-case circuit simulation system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185122