Boots – shoes – and leggings
Patent
1987-07-15
1990-02-13
Zache, Raulfe B.
Boots, shoes, and leggings
3642318, 364265, 3642663, G06F 938, G06F 1336, G06F 1114
Patent
active
049012282
ABSTRACT:
A cache memory includes an address back-up register for storing the physical address of the data where errors are generated for backing up the address register, a data array address back-up register for storing data address of the data where errors are generated for backing up the data array address register, and a request code back-up register for storing a preceding request code at the time of the error generation. When an error is detected by the system controller, data is read from the main memory according to the back-up registers and the control register, EYCY register and PSEDO ACK register, of the system controller.
REFERENCES:
patent: 3866183 (1975-02-01), Lange
patent: 4048236 (1978-04-01), Chelberg et al.
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4445172 (1984-04-01), Peters et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4502110 (1985-02-01), Saito
patent: 4562536 (1985-12-01), Keeley et al.
patent: 4566103 (1986-01-01), Sato et al.
patent: 4608687 (1986-08-01), Dutton
patent: 4694454 (1987-09-01), Matsuura
Andrews Malcolm G.
Mitsubishi Denki K.K.
Zache Raulfe B.
LandOfFree
Pipelined cache system using back up address registers for provi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined cache system using back up address registers for provi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined cache system using back up address registers for provi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1173176