Boots – shoes – and leggings
Patent
1987-05-14
1990-12-25
Williams, Jr., Archie E.
Boots, shoes, and leggings
3649292, 3649494, 3649652, 364964, 3649704, 3649705, 364942, 364959, 3649269, 36494071, G06F 1206, G06F 1314, G06F 928, G06F 9312
Patent
active
049808508
ABSTRACT:
In a memory module, signature data identifying the configuration of memory in that module is multiplexed onto a general memory data bus along with memory data normally transferred during memory access operations. A plurality of such memory modules can be combined in an automatic sizing memory system using a configuration status register to store configuration data for each of the memory modules. The configuration status register can include several independent status registers, each corresponding to a different memory module. Each of the status registers can contain a base address identifying the starting address of each of the modules. Elements in the configuration status register can then compare the addresses received from a central processor unit to the base address data in each of the status registers to select the memory module containing the location corresponding to each address. The status register can also contain validity and error indicators.
REFERENCES:
patent: 3999051 (1976-12-01), Petschauer
patent: 4001786 (1977-01-01), Boehm
patent: 4030080 (1977-06-01), Burkett et al.
patent: 4300193 (1981-11-01), Bradley et al.
patent: 4316244 (1982-02-01), Grandalski
patent: 4334307 (1982-06-01), Bourgeois et al.
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4414627 (1983-11-01), Nakamura
patent: 4456966 (1984-06-01), Bringol et al.
patent: 4495571 (1985-01-01), Staplin, Jr. et al.
patent: 4507730 (1985-03-01), Johnson et al.
patent: 4519032 (1985-05-01), Mendell
patent: 4541090 (1985-09-01), Shiragasawa
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4601034 (1986-07-01), Sridhar
patent: 4682283 (1987-07-01), Robb
patent: 4688219 (1987-08-01), Takemae
patent: 4701878 (1987-10-01), Gunkel et al.
patent: 4740916 (1988-04-01), Martin
patent: 4744025 (1988-05-01), Lipcon et al.
patent: 4760553 (1988-07-01), Buckley et al.
patent: 4825404 (1989-04-01), Theus
IBM Technical Disclosure Bulletin, vol. 25, No. 3A (1982).
1987 IEEE International Solid-State Circuits Conference, pp. 286-287 and 430 (Feb. 27, 1987).
Chan Emily Y.
Digital Equipment Corporation
Williams Jr. Archie E.
LandOfFree
Automatic sizing memory system with multiplexed configuration si does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic sizing memory system with multiplexed configuration si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic sizing memory system with multiplexed configuration si will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1168378