Fishing – trapping – and vermin destroying
Patent
1987-12-21
1990-02-13
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 79, 437 53, 437 47, 437 50, 357 53, H01L 21316
Patent
active
049006932
ABSTRACT:
A method of forming silicon integrated circuits offers radiation resistance together with a high degree of planarity, including a thin field oxide together with a set of conductive plates over the field region combine to suppress the formation of parasitic transistors. In one embodiment, a silicon substrate is etched to form trenches and is then covered with a thin barrier layer, (410) of high quality thermal oxide. A polysilicon layer (423) is next conformally deposited and planarized until the barrier layer (410) is exposed, followed by an oxidation step for isolation or gate oxide formation.
REFERENCES:
patent: 4035829 (1977-07-01), Ipri et al.
patent: 4251571 (1981-02-01), Garbanno et al.
patent: 4270137 (1981-05-01), Coe
patent: 4397077 (1983-08-01), Derbenwick et al.
patent: 4414560 (1983-11-01), Lidow
patent: 4554728 (1985-11-01), Shepard
patent: 4561170 (1985-12-01), Doering et al.
patent: 4685196 (1987-08-01), Lee
patent: 4696092 (1987-09-01), Doering et al.
Sze, S. M., VLSI Technology, McGraw-Hill, 1983, pp. 140-157.
Ghandhi, S. K., VLSI Fabrication Principles, John Wiley & Sons, 1983, pp. 376-401.
Hearn Brian E.
Petraske Eric W.
Quach T. N.
United Technologies
LandOfFree
Process for making polysilicon field plate with improved suppres does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making polysilicon field plate with improved suppres, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making polysilicon field plate with improved suppres will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1167930