Universally testable logic elements and method for structural te

Details Universally testable logic elements and method for structural te Universally testable logic elements and method for structural te

1984-04-23

1986-11-25

Atkinson, Charles E.

Excavating

307445, 324 73R, 371 25, G01R 3128

Patent

active

046253106

ABSTRACT:
The design of a universally testable logic element from which combinational and sequential logic circuits can be formed is disclosed. The logic element is designed to operate as a NAND gate, NOR gate, or other functionally complete logic function in its normal mode. In a first test mode, the element functions like an OR gate. In a second test mode, the element functions like an AND gate. By building a circuit with such a logic element, the circuit can be tested for all classical stuck-at-zero and stuck-at-one faults with a minimal number of test patterns. Methods of testing both combinational and sequential circuits formed from such logic elements are also disclosed.

REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 3777129 (1973-12-01), Mehia
patent: 4224048 (1981-01-01), Tsui
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4357703 (1982-11-01), Van Brunt
patent: 4499519 (1985-02-01), Still et al.
patent: 4542508 (1985-09-01), Moore
M. R. Mercer, Digital Design for Testability and Concurrent Fault Detection in LSI and VLSI Devices, The University of Texas at Austin, Aug. 1980, (Ph. D. Dissertation).
A. S. LePaugh et al., Total Stuck-at-Fault Testing by Circuit Transformation, Proc. of IEEE 20th Design Automation Conf. 1983, pp. 713-716.
Williams et al., Design for Testability-A Survey, IEEE Trans. on Computers, vol. c-31, No. 1, Jan. 1982, pp. 2-15.
S. Das Gupta et al., Dual-Mode Logic for Function-Independent Fault Testing, IEEE Trans. on Computers, Nov. 1980, pp. 1025-1029.
S. Funatsu et al., Designing Digital Circuits with Easity Testable Consideration, Proc. of IEEE Semiconductor Test Conf., Oct. 31, 1978, pp. 98-102.
P. V. Jordan, Integrated Circuit Testing, IBM Technical Disclosure Bulletin, vol. 13, No. 5, Oct. 1970, pp. 1093-1094.
T. A. Williams, Testing of LSI Logic Circuits Containing Imbedded Shift Arrays, IBM Tech. Discl. Bulletin, vol. 20, No. 10, Mar. 1978, pp. 4021-4022.
J. C. Leininger, On-Chip Testing Enhancement of a Single-Chip Microprocessor, IBM Tech. Discl. Bulletin, vol. 21, No. 1, Jun. 1978, pp. 5-6.
F. Tsui, In-System In-Isolation Module Testing Design, IBM Technical Disclosure Bulletin, vol. 25, No. 10, Mar. 1983, pp. 5124-5127.
R. Spillman, Single Stuck-Type Fault Detection in Multi-Valued Combinational Circuits, 6th Intl. Symposium on Multi-Valued Logic, pp. 97-101.
J. C. Cassani et al., Defect Diagnostic Circuit Utilizing Functional Arrays, IBM Tech. Discl. Bulletin, vol. 17, No. 12, May 1975, pp. 3539-3540.
M. T. McMahon, Jr., Noninhibited Chip-in-Place Test, IBM Technical Disclosure Bulletin, vol. 22, No. 4, Sep. 1979, pp. 1478-1479.
J. J. Gniewek, Error Correction Technique, IBM Technical Disclosure Bulletin, vol. 22, No. 5, Oct. 1979, pp. 1847-1848.

Affiliated with

Also associated with

Rating

Universally testable logic elements and method for structural te does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Universally testable logic elements and method for structural te, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universally testable logic elements and method for structural te will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1161994