Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1974-08-26
1976-11-02
Duzan, James R.
Metal working
Method of mechanical manufacture
Assembling or joining
29578, 29625, H01L 2188
Patent
active
039888231
ABSTRACT:
Vias or feedthroughs in the order of 0.5 mil diameter or less, for interlayer communication in multilevel interconnected microelectronics, such as large scale integration of active devices and circuits on a wafer, are formed by pyrolytically deposited silicon dioxide covered by RF-sputtered silicon dioxide, or vice-versa. The pyrolytically deposited silicon dioxide can be made sufficiently thin to enable the formation of 0.5 mil diameter or smaller vias therein by conventional etching techniques. The RF-sputtered silicon dioxide is deposited at several times the thickness of the pyrolytically deposited silicon dioxide to bear the main burden of isolation between layers and the vias therein are formed by the use of mushroommasks, such as by the techniques disclosed in U.S. Pat. No. 3,700,510 to form a beveled edge around the via opening to assure continuity of subsequently deposited metal. Two or more small vias may be grouped within a single large via of convenient size and shape. Furthermore, use of two insulation layers placed together decrease the likelihood of aligned undesired openings through both insulation layers to the underlying surface, thereby avoiding later undesired etching or short circuiting through such undesired openings.
REFERENCES:
patent: 3398032 (1968-08-01), Glang et al.
patent: 3615929 (1971-10-01), Portnoy et al.
patent: 3632433 (1972-01-01), Tokuyama
patent: 3641661 (1972-02-01), Canning et al.
patent: 3700510 (1972-10-01), Keene et al.
patent: 3724065 (1973-04-01), Carbajac et al.
patent: 3798752 (1974-03-01), Fujimoto
Duzan James R.
Hughes Aircraft Company
MacAllister W. H.
Sternfels Lewis B.
LandOfFree
Method for fabrication of multilayer interconnected microelectro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabrication of multilayer interconnected microelectro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabrication of multilayer interconnected microelectro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1150956