Patent
1995-02-10
1996-12-31
Lall, Parshotam S.
395733, G06F 1326, G06F 1337
Patent
active
055903800
ABSTRACT:
According to this invention, an interrupt right control unit transfers an interrupt right to a succeeding processor module. When the processor module has the interrupt right, and the interrupt right control unit receives an interrupt signal, the interrupt right control unit outputs an interrupt signal to a corresponding processor and stops transferring the interrupt right. The corresponding processor then sets the priority levels for the processor modules and performs interrupt processing in response to the interrupt signal. Then the corresponding processor causes the interrupt right control unit to continue the transferring of the interrupt right.
REFERENCES:
patent: 3665404 (1972-05-01), Werner
patent: 4381542 (1983-04-01), Binder et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4504906 (1985-03-01), Itaya et al.
patent: 5072363 (1991-12-01), Gallagher
patent: 5072365 (1991-12-01), Burgess et al.
patent: 5088024 (1992-02-01), Vernon et al.
patent: 5099414 (1992-03-01), Cole et al.
patent: 5265215 (1993-11-01), Fukuda et al.
patent: 5282272 (1994-01-01), Guy et al.
patent: 5297290 (1994-03-01), Masui et al.
Intel Advance Information 83289, "Message Passing Coprocessor a Multibus II Bus Interface Controller", Feb. 1988.
Sawada Michio
Yamada Kunio
Kabushiki Kaisha Toshiba
Lall Parshotam S.
Vu Viet
LandOfFree
Multiprocessor system with processor arbitration and priority le does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system with processor arbitration and priority le, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with processor arbitration and priority le will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1150591