Boots – shoes – and leggings
Patent
1992-07-28
1996-12-31
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 364DIG2, 3649617, G06F 900, G06F 500
Patent
active
055903487
ABSTRACT:
Generation of functional status followed by the use of the status to control the sequencing of microinstructions is a well known critical path in processor designs. The delay associated with the path is exacerbated in superscalar machines by the additional statuses that are produced by multiple functional units from which the appropriate status must be selected for controlling the sequencing of microinstructions. This is especially true in horizontally microcoded machines. The adverse affects on the delay can be reduced by using a staged multiplexor design. For the staged multiplexor to be useful, all functional unit status should be produced as early as possible. In this invention, a status predictor is described that allows the status associated with the shifter to be generated directly from the inputs to the shifter. As a result, the status is available early in the pipeline cycle in which the shift is actually performed and made available to the multiplexor producing the controls for microinstruction sequencing. In addition, the invention allows the early generation of all shifter status used to set condition codes. The predictor has been implemented in an ESA/390 processor implementation where it was instrumental in achieving the desired cycle time.
REFERENCES:
patent: 4569016 (1986-02-01), Hao et al.
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4766566 (1988-08-01), Chuang
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5197135 (1993-03-01), Eickemeyer et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5295249 (1994-05-01), Blaner et al.
patent: 5299319 (1994-03-01), Vassiliadis et al.
patent: 5301341 (1994-04-01), Vassiliadis et al.
patent: 5303356 (1994-04-01), Vassiliadis et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
Taylor et al., "A 100 MHz floating Point Integer Processor"; IEEE; 1990.
IBM Technical Disclosure Bulletin, vol. 21, No. 1, Jun. 1978, Dixon et al., "Performing Arithmetic and Shifting Operations and Status Determination on Large Numbers in a Microprocessor," pp. 31-33.
IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun. 1982, Losq et al. "Zero Condition Code Detection for Early Resolution of BCS and BCRS," pp. 130-133.
IBM Technical Disclosure Bulletin, vol. 27, No. 1B, Jun. 1984, Cannon et al., "ALU Merge Operation," pp. 747-750.
IBM Technical Disclosure Bulletin, vol. 32, No. 2, Jul. 1989, Huffman et al., "Prediction of Shift Left Single and Shift Left Double Overflow Condition," pp. 454-458.
IBM Technical Disclosure Bulletin, vol. 32, No. 5B, Oct. 1989 Huffman, "RMU Mask Generation from Shift Amount or Pad/Start/End Specifications," pp. 197-204.
Blaner Bartholomew
Phillips James E.
Vassiliadis Stamatis
Aitken Richard L.
Augspurger Lynn L.
Bowler Alyssa H.
Donaghue L.
International Business Machines - Corporation
LandOfFree
Status predictor for combined shifter-rotate/merge unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Status predictor for combined shifter-rotate/merge unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Status predictor for combined shifter-rotate/merge unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1149994