Boots – shoes – and leggings
Patent
1992-03-06
1994-01-18
Cosimano, Edward R.
Boots, shoes, and leggings
377 50, G06F 1520
Patent
active
052804380
ABSTRACT:
A counter is provided which updates a most-recent counter value to be stored in a non-volatile memory. The counter includes a counter circuit for receiving a series of count pulses defining a count operation and outputting a series of coded binary signals in response thereto. Each one of the series of coded binary signals includes at least first digit data and second digit data. A selecting circuit is coupled to the non-volatile memory and the counter circuit for logically selecting, in response to each respective second digit data, a first select memory cell in the non-volatile memory for which the corresponding first digit data is to be stored. A write control circuit is coupled to the non-volatile memory and the counter circuit for writing a subsequent first digit data over the first select memory cell when a counting operation of the respective digit value has not reached completion, and writing the subsequent first digit data in a different memory cell when a counting operation of the respective digit value has reached completion.
REFERENCES:
patent: 3585376 (1971-06-01), Toscano
patent: 3609308 (1971-09-01), Lemon et al.
patent: 3705295 (1972-12-01), Betz
patent: 3737633 (1973-06-01), Collineau
patent: 3845281 (1974-10-01), Konisi et al.
patent: 3858033 (1974-12-01), Esch
patent: 3947664 (1976-03-01), Cox et al.
patent: 3978727 (1976-09-01), Griverus
patent: 4125295 (1978-11-01), Ruhnau et al.
patent: 4162443 (1979-07-01), Brearley et al.
patent: 4514813 (1985-04-01), Nozawa et al.
patent: 4519969 (1986-05-01), Bloom et al.
patent: 4638457 (1987-01-01), Schrenk
patent: 4682287 (1987-07-01), Mizuno et al.
patent: 4718168 (1988-01-01), Kerr
patent: 4750104 (1988-06-01), Kumamoto et al.
patent: 4803707 (1989-02-01), Cordan, Jr.
patent: 5095452 (1992-03-01), Kanemaru
Journal of Nippondenso Technical Disclosure 47-092, published May 15, 1986 (English translation).
Journal of Nippondenso Technical Disclosure 43-088, published Sep. 15, 1985 (English translation).
Cosimano Edward R.
Nippondenso Co. Ltd.
LandOfFree
Memory circuit including an EEPROM provided with unique addressi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit including an EEPROM provided with unique addressi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit including an EEPROM provided with unique addressi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1140734