Protection circuit to minimize the effects of power line interru

Details Protection circuit to minimize the effects of power line interru Protection circuit to minimize the effects of power line interru

1977-10-28

1978-06-20

Springborn, Harvey E.

Boots, shoes, and leggings

365228, G06F 100, G11C 1300

Patent

active

040965600

ABSTRACT:
A protection circuit to provide suitable disabling control signals to a microprocessor and to an electronic memory to prevent the loss of stored data from the memory during periods of power line interruption or unacceptable power deviations.

REFERENCES:
patent: 3512044 (1970-05-01), Jones
patent: 3566359 (1971-02-01), Connelly
patent: 3624617 (1971-11-01), Putterman et al.
patent: 3810110 (1974-05-01), Kotok et al.
patent: 3860855 (1975-01-01), Caswell
patent: 3937937 (1976-02-01), McVey
patent: 3959778 (1976-05-01), Brette
patent: 3980935 (1976-09-01), Worst

Affiliated with

Also associated with

Rating

Protection circuit to minimize the effects of power line interru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protection circuit to minimize the effects of power line interru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection circuit to minimize the effects of power line interru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1138469