Sampling-holding circuit with high sampling frequency

Details Sampling-holding circuit with high sampling frequency Sampling-holding circuit with high sampling frequency

1987-10-02

1990-06-26

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307257, H03K 1774, G11C 2702

Patent

active

049374729

ABSTRACT:
An ultra-fast sample-and-hold circuit for the processing of analog signals comprises a diodes bridge: an input signal VE is applied to the input point and copied at the output point; the output signal is memorized in a capacitance. At the midpoints of the bridge, two current sources are applied. The voltages at the midpoints are servo-linked, in the hold mode, to the output voltage by means of a voltage follower and diodes mounted diagonally across the bridge, the two switches of the current sources being controlled by a signal clock signal. It is applied to signal processing chains in instrumentation, radar and telecommunications.

REFERENCES:
patent: 3584920 (1971-06-01), Sills
patent: 3721829 (1973-03-01), Benson
patent: 4518921 (1985-05-01), Logan
patent: 4634993 (1987-01-01), Koen
patent: 4659945 (1987-04-01), Metz
patent: 4728819 (1988-03-01), Vu

Affiliated with

Also associated with

Rating

Sampling-holding circuit with high sampling frequency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sampling-holding circuit with high sampling frequency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampling-holding circuit with high sampling frequency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127281