Multi-state flash EEprom system with cache memory

Details Multi-state flash EEprom system with cache memory Multi-state flash EEprom system with cache memory

1997-09-16

1999-08-10

Chung, Phung M.

Excavating

711136, 365200, G06F 1100

Patent

active

059369710

ABSTRACT:
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.

REFERENCES:
patent: 3633175 (1972-01-01), Harper
patent: 4051354 (1977-09-01), Choate
patent: 4093985 (1978-06-01), Das
patent: 4210959 (1980-07-01), Wozniak
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4272830 (1981-06-01), Moench
patent: 4279024 (1981-07-01), Schrenk
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4287570 (1981-09-01), Stark
patent: 4295205 (1981-10-01), Kunstadt
patent: 4354253 (1982-10-01), Naden
patent: 4355376 (1982-10-01), Gould
patent: 4380066 (1983-04-01), Spencer et al.
patent: 4405952 (1983-09-01), Slakmon
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4449205 (1984-05-01), Hoffman
patent: 4450559 (1984-05-01), Bond et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4463450 (1984-07-01), Haeusele
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4479214 (1984-10-01), Ryan
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4498146 (1985-02-01), Martinez
patent: 4514830 (1985-04-01), Hagiwara et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4530055 (1985-07-01), Hamstra et al.
patent: 4586163 (1986-04-01), Koike
patent: 4601031 (1986-07-01), Walker et al.
patent: 4612640 (1986-09-01), Mehrotra et al.
patent: 4616311 (1986-10-01), Sato
patent: 4617624 (1986-10-01), Goodman
patent: 4617651 (1986-10-01), Ip et al.
patent: 4642759 (1987-02-01), Foster
patent: 4653023 (1987-03-01), Suzuki et al.
patent: 4654847 (1987-03-01), Dutton
patent: 4672240 (1987-06-01), Smith et al.
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4733394 (1988-03-01), Burkhard
patent: 4746998 (1988-05-01), Robinson et al.
patent: 4785425 (1988-11-01), Lavelle
patent: 4794568 (1988-12-01), Lim et al.
patent: 4796233 (1989-01-01), Awaya et al.
patent: 4800520 (1989-01-01), Iijima
patent: 4805109 (1989-02-01), Kroll et al.
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4847808 (1989-07-01), Kobatake
patent: 4882642 (1989-11-01), Tayler et al.
patent: 4887234 (1989-12-01), Iijima
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4914529 (1990-04-01), Bonke
patent: 4916605 (1990-04-01), Beardsley et al.
patent: 4920478 (1990-04-01), Furuya et al.
patent: 4920518 (1990-04-01), Nakamura et al.
patent: 4924331 (1990-05-01), Robinson et al.
patent: 4933906 (1990-06-01), Terada et al.
patent: 4942556 (1990-07-01), Sasaki et al.
patent: 4945535 (1990-07-01), Hosotani et al.
patent: 4949240 (1990-08-01), Iijima
patent: 4953122 (1990-08-01), Williams
patent: 5043940 (1991-08-01), Harari
patent: 5051887 (1991-09-01), Berger et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5070474 (1991-12-01), Tuma et al.
patent: 5095344 (1992-03-01), Harari
patent: 5136546 (1992-08-01), Fukuda et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5226168 (1993-07-01), Kobayashi et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5488711 (1996-01-01), Hewitt et al.
patent: 5546351 (1996-08-01), Tanaka et al.
patent: 5606532 (1997-02-01), Lambrache et al.
patent: 5671229 (1997-09-01), Harari et al.
Lucero et al., "A 16 kbit Smart 5 V-only EEPROM with Redundancy," IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, pp. 539-543 (Oct. 1983).
Torelli et al., "An improved method for programming a word-erasable EEPROM," Alta Frequenza, vol. 52, No. 6, pp. 487-494 (Nov.-Dec. 1983).
Data Sheet: "27F256 256K(32K.times.8) CMOS Flash Memory," Intel Corporation, pp. 1-24 (May 1988).
Preliminary Data Sheet, "48F512 512K Flash EEPROM," SEEQ Technology, Incorporated, pp. 2-1 through 2-12 (Oct. 1988).
Advanced Data Sheet, "48F010 1024K Flash EEPROM," SEEQ Technology, Incorporated, pp. 2-13 thru 2-24 (Oct. 1988).
Lai, Robert S., Writing MS-DOS Device Drivers, The Waite Group, Inc., (Sep. 1987), pp. i-xi and 235-319.
Miller, "Semidisk Disk Emulator," Interface Age, p. 102, Nov. 1982.
Clewitt, "Bubble Memories as a Floppy Disk Replacement," 1978 MIDCON Technical Papers, vol. 2, pp. 1-7, Dec. 1978.
Hancock, "Architecting a CCD Replacement for the IBM 2305 Fixed Head Disk Drive," Digest of Papers, Eighteenth IEEE Computer Society International Conference, pp. 182-184, 1979.
Wilson, "1-Mbit flash memories seek their role in system design," Computer Design, vol. 28, No. 5, pp. 30-32 (Mar. 1989).
Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," IEEE Journal of Solid-State Circuits, SC-22 (1987) Jun., No. 3, New York, NY, USA.
Intel Corporation, 27F256, 256K (32K.times.8) CMOS Flash Memory, May 1988, pp. 1-21.
Krick, "Three-State MNOS FET Memory Array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, May 1976, pp. 4192-4193.
Alberts C.S. et al., "Multi-Bit Storage FET EAROM Cell," IBM Technical Disclosure Bulletin, vol. 24, No. 74, Dec. 1981, pp. 3311-3314.
Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels Cell Storage," IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 27-33.
Furuyama, et al., "An Experimental 2-Bit/Cell Storage Dram for Macro Cell or Memory-on-logic Application," Jan. 1988 IEEE, pp. 4.4.1 to 4.4.4.
Stark, "Two Bits Per Cell ROM," Jan. 1981 IEEE Catalog No. 81-CH1626-1, pp. 201-212.

Affiliated with

Also associated with

Rating

Multi-state flash EEprom system with cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-state flash EEprom system with cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-state flash EEprom system with cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127034