Self-parallelizing computer system and method

Details Self-parallelizing computer system and method Self-parallelizing computer system and method

1991-07-15

1994-09-13

Lall, Parshotham S.

Boots, shoes, and leggings

395800, 364231, 3642329, 3642599, 3642613, 3642694, 3642813, 364DIG1, G06F 930, G06F 1516

Patent

active

053476395

ABSTRACT:
A self-parallelizing computer system and method asynchronously processes execution sequences of instructions in two modes of execution on a set of processing elements which communicate with each other. Each processing element is capable of decoding instructions, generating memory operand addresses, executing instructions and referencing and updating its own set of general purpose registers. These processing elements act in concert during the first mode of execution not only to execute the instructions in an execution sequence but also to partition an execution sequence into separate instruction subsequences. The separate instruction subsequences are stored along with additional information which will allow the stored subsequences to be correctly executed in parallel. Subsequent re-execution of the same execution sequence is done much faster in the second mode of execution, since each of the processing elements decodes and executes only the instructions in one of the subsequences while the other processing elements are concurrently each doing the same with another one of the subsequences.

REFERENCES:
patent: 4484272 (1984-11-01), Green
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 5016163 (1991-05-01), Jesshope et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5127104 (1992-06-01), Dennis
patent: 5197137 (1993-03-01), Kumar et al.
Science, vol. 253, No. 5025, Sep. 13, 1991, Washington, D.C. US, J. A. Fisher et al., "Instruction-level Parallel Processing", p. 1238, left column, paragraph 3, paragraph 8.
Supercomputers:Design and Applications, 1984, pp. 186-203, J. R. Allen et al., "PFC:A program to convert fortran to parallel form", p. 192, right hand column, lines 23-49, p. 196, left hand column, lines 16-49.
COMPCON 87, San Francisco, Calif., Feb. 23, 1987, pp. 177-180, IEEE, New York, US; J. A. Fisher; "A new architecture for supercomputing" p. 179, left hand column, line 22; p. 180, left hand column, line 36.
Proceedings of the 1986 International Conference on Parallel Processing, Univeristy Park, Pa., Aug. 19-22 1986, pp. 729-736, IEEE, New York, US; A. K. Uht et al. "Hardware extraction of low-level concurrency from serial instruction streams", p. 733, left-hand column, line 14--right hand column, line 13.

Affiliated with

Also associated with

Rating

Self-parallelizing computer system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-parallelizing computer system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-parallelizing computer system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127013