Boots – shoes – and leggings
Patent
1993-03-15
1999-02-02
Toplu, Lucien U.
Boots, shoes, and leggings
364488, G06F 112
Patent
active
058676910
ABSTRACT:
An inter-hierarchy synchronizing system and an LSI include a plurality of function blocks taking a hierarchical structure and having timing systems expressed by timing variables independent of each other and inter-hierarchy synchronizing blocks disposed these hierarchies. This synchronizing block has: an input event temporary storage part for receiving and storing an input event generation signal group from a higher-level block; an activation timing judging part for judging activations of a plurality of function blocks and transmitting activation signals; an output event temporary storage part for receiving and storing output event generation signals including a completion signal from lower-level blocks; and a final completion signal judging part for judging a final completion state on the basis of a signal from the output event temporary storage part and transmitting a final completion signal to the high-block. The pre-designed function blocks are operable at a high speed without undergoing an influence by a delay of clocks.
REFERENCES:
patent: 4068214 (1978-01-01), Patil
patent: 4901225 (1990-02-01), Shiraishi
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5111388 (1992-05-01), Shiraishi
Meng et al, Automatic Synthesis of Asynchronous Circuits from High-Level Specifications, IEEE Trans. on Computer Aided Design on Integ Circuits Nov. 1989.
Berthet et al, Synthesis of Speed-Independent Circuits from Algebraic Specifications, Circuits & Systems, 1988 IEEE Intl. Symposium, pp. 1869-1872.
Dill et al, Automatic Verification of Speed-Independent Circuits with Petri Net Specifications, ICCD '89, Intl. Conf. pp. 212-216.
Lam, et al., "Hierarchical Design of Delay-Insensitive systems", IEE Proceedings E, vol. 137, No. 1, Jan. 1990, pp. 41-56.
Jacobs, et al., "A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits", IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1526-1536.
Amon, et al., "Sizing Synchronization Queues: A Case Study in Higher Level Synthesis", 28th ACM/IEEE Design Automation Conference, Paper 39.5, Jun. 1991, pp. 690-693.
Kabushiki Kaisha Toshiba
Toplu Lucien U.
LandOfFree
Synchronizing system between function blocks arranged in hierarc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronizing system between function blocks arranged in hierarc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing system between function blocks arranged in hierarc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1125996