Synchronous memory device having dual input registers of pipelin

Details Synchronous memory device having dual input registers of pipelin Synchronous memory device having dual input registers of pipelin

1997-02-07

1998-08-18

Nguyen, Tan T.

Static information storage and retrieval

Addressing

Including particular address buffer or latch circuit...

365233, 365240, G11G 800

Patent

active

057966753

ABSTRACT:
The present invention discloses a synchronous memory device capable of processing data at a high speed in a read path of the memory device, by decreasing the timing margin of the external clock signal which is input into the input registers, of the pipeline structure the memory device comprises: a) an address pad receiving an address signal; b) a first input register coupled to the address pad, wherein the first input registers including:, 1) a first switching device coupled to the address pad, wherein the first switching device is controlled by a first control signal; 2) a first latch device for storing the address signal from the first switching device; and 3) a second switching device coupled to the first latch device, wherein the second switching device is controlled by a second control signal, and wherein-the second control signal is 180.degree. out of phase from the first control signal; c) a second input register coupled to the first input register in parallel, wherein the second input,registers including: 1) a third switching device coupled to the address pad, wherein the third switching device is controlled by the second control signal; 2) a second latch device for storing the address signal from the third switching device; and 3) a fourth switching device coupled to the second latch device, wherein the fourth switching device is controlled by the first; d) an inverting device for output from the second switching device; and e) a decoding means for decoding the output from the inverting means.

REFERENCES:
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4933909 (1990-06-01), Cushing et al.
patent: 5018109 (1991-05-01), Shinoda et al.
patent: 5305282 (1994-04-01), Choi
patent: 5331601 (1994-07-01), Parris
patent: 5629896 (1997-05-01), McClure

Affiliated with

Also associated with

Rating

Synchronous memory device having dual input registers of pipelin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous memory device having dual input registers of pipelin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory device having dual input registers of pipelin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1121650