Static information storage and retrieval – Floating gate – Particular biasing
Patent
1994-04-11
1995-02-07
LaRoche, Eugene R.
Static information storage and retrieval
Floating gate
Particular biasing
365104, 36518909, G11C 1134, G11C 700
Patent
active
053880706
ABSTRACT:
The optimum programming voltage in programmable storage arrangements such as EPROMs and notably EEPROMs is dependent on manufacturing tolerances which are difficult to determine from the outside. Therefore, steps are proposed which enable optimum adjustment of the programming voltage by utilizing an additional transistor with a floating gate which is of the same construction as the transistors of the storage cells and which thus also has the same properties in respect of the programming voltage. This additional transistor is connected in series between the high voltage customarily generated on the chip and the programming voltage input of the actual storage matrix. A description is given of a circuit and a sequence of control voltages required by the circuit so as to adjust the additional transistor.
REFERENCES:
patent: 4720816 (1988-01-01), Matsuoka
patent: 4823318 (1989-04-01), D'Arrigo
patent: 4954990 (1990-09-01), Vider
patent: 4982364 (1991-01-01), Iwahashi
patent: 5001668 (1991-03-01), Ito
patent: 5051953 (1991-09-01), Kitazawa
patent: 5197028 (1993-03-01), Nakai
patent: 5229963 (1993-07-01), Ohtsuka
LaRoche Eugene R.
Mai Son
U.S. Philips Corporation
LandOfFree
Storage arrangement and method for operating the arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Storage arrangement and method for operating the arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storage arrangement and method for operating the arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1114928