Method of fabrication of PNP structure in a common substrate con

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 59, 437164, 437 34, 148DIG9, H01L 21265

Patent

active

053875524

ABSTRACT:
A pnp device in a BiCMOS structure (1). PNP transistors (4) are fabricated without the need for additional process steps on the same substrate as npn (2), PMOS (8), and NMOS (6) devices. The process not only requires a minimum number of additional process steps, but results in devices with near optimum device characteristics.

REFERENCES:
patent: 3955269 (1976-05-01), Magdo et al.
patent: 4484388 (1984-11-01), Iwasaki
patent: 4507847 (1985-04-01), Sullivan
patent: 4536945 (1985-08-01), Gray et al.
patent: 4609568 (1986-09-01), Koh et al.
patent: 4694562 (1987-09-01), Iwasaki et al.
patent: 4764480 (1988-08-01), Vora
patent: 4826780 (1989-05-01), Takemoto et al.
patent: 4839305 (1989-06-01), Brighton
patent: 4879255 (1989-11-01), Deguchi et al.
patent: 5001073 (1991-03-01), Huie
patent: 5011784 (1991-04-01), Ratnakumar
patent: 5079182 (1992-01-01), Ilderem et al.
patent: 5132234 (1992-07-01), Kim et al.
patent: 5169794 (1992-12-01), Iranmanesh
patent: 5179036 (1993-01-01), Matsumoto
patent: 5196356 (1993-03-01), Won et al.
patent: 5234847 (1993-08-01), Iranmanesh
Brassington et al., "An Advanced Single-Level Polysilicon Submicrometer BiCMOS Technology," IEEE Trans. Elect. Dev. (1989) 36:712-719.
Momose et al., "1.0-.mu.m n-Well CMOS/Bipolar Technology," IEEE Trans. Elect. Dev. (1985) ED-32:217-223.
Kapoor et al., "A High-Speed, High-Density Single-Poly ECL Technology for Linear/Digital Applications," IEEE 1985 Custom Integrated Circuits Conference, pp. 184-187.
Gomi et al., "A Sub-30psec Si Bipolar LSI Technology," IEDM Technical Digest (1988) pp. 744-747.
Burger et al., "An Advanced 0.8 .mu.m Complementary BiCMOS Technology for Ultra-High Speed Circuit Performance," (Unknown Publication Data).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabrication of PNP structure in a common substrate con does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabrication of PNP structure in a common substrate con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of PNP structure in a common substrate con will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1110195

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.