Boots – shoes – and leggings
Patent
1991-05-15
1995-01-31
Lall, Parshotam S.
Boots, shoes, and leggings
395375, 364239, 364254, G06F 1204, G06F 1206
Patent
active
053865316
ABSTRACT:
An instruction processing unit (IPU) and a storage array, a storage-to-instruction-processing-unit interface, including a hardware accelerator for cross-boundary storage access with a cross-boundary buffer for providing residual read and write data in support of high speed block concurrent accessing of multi-word operands of a computer system. A cross-boundary buffer (CBB) is used, coupled to a write rotating shifter, a write merger (WMERGE) and a write merge controller (WMCTL) which is coupled for an input to said control register (CREG) for sequencing data transmitted on the data bus for merger with data contained in the cross-boundary buffer (CBB) by the write merger before it is latched in a data bus out register, and for simultaneously also latching the data in the cross-boundary buffer (CBB), and for writing data from the data bus out register into the storage array in the next clock cycle of the instruction processor at the doubleword address addressed. The cross-boundary buffer (CCB) is also coupled to a read rotating shifter (RROTATE), a read merger (RMERGE) and a read merge controller which responds to control instruction sequencing. The storage-to-instruction-processing-unit interface operates on multiple words, with residues from a second and subsequent accesses allowing continuation of the accessing process beyond two memory words. The hardware can repeat a second microword until an operand of arbitrary length is transferred. The interface permits efficient data transfer to be interrupted and resumed at a desired point, for efficient execution of Load Multiple and Store Multiple operations.
REFERENCES:
patent: 3602896 (1971-08-01), Zeheb
patent: 3916388 (1975-10-01), Shimp et al.
patent: 4189772 (1980-02-01), Liptay
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4449185 (1984-05-01), Oberman et al.
patent: 4502115 (1985-02-01), Eguchi
patent: 4520439 (1985-05-01), Liepa
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4823302 (1989-04-01), Christopher
patent: 4868553 (1989-09-01), Kawamata
patent: 4888687 (1989-12-01), Allison et al.
patent: 5168561 (1992-12-01), Vo
IBM TDB, vol. 29, No. 12, May 1987 L. J. LaBalbo et al.
IBM TDB, vol. 32, No. 2, Jul. 1989, G. F. Grohoski et al.
IBM TDB, vol. 20, No. 9, Feb. 1978, C. D. Holtz et al.
IBM TDB, vol. 25 No. 7A, Dec. 1982, A. Y. Ngai et al.
Technical Newsletter No. SN22-5279, Apr. 17, 1989, S370-01.
Blaner Bartholomew
Eberhard Raymond J.
Jeremiah Thomas L.
Mack Michael J.
Augspurger Lynn L.
International Business Machines - Corporation
Lall Parshotam S.
Mohamed Ayni
LandOfFree
Computer system accelerator for multi-word cross-boundary storag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system accelerator for multi-word cross-boundary storag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system accelerator for multi-word cross-boundary storag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1108110