Boots – shoes – and leggings
Patent
1995-06-07
1997-08-05
Hafiz, Tariq R.
Boots, shoes, and leggings
364707, 39575006, G06F 100, G06F 118
Patent
active
056551240
ABSTRACT:
A microelectronic device according to the present invention is made up of two or more functional units, which are all disposed on a single chip, or die. The present invention works on the strategy that all of the functional units on the die are not, and do not need to be operational at a given time in the execution of a computer program that is controlling the microelectronic device. The present invention on a very rapid basis (typically a half clock cycle), therefore, turns on and off the functional units of the microelectronic device in accordance with the requirements of the program being executed. This power down can be achieved by one of three techniques; turning off clock inputs to the functional units, interrupting the supply of power to the functional units, or deactivating input signals to the functional units. The operation of the present invention results in a very significant reduction in power consumption and corresponding heat dissipation by the microelectronic device as compared to the conventional approach of keeping all functional units operational all of the time.
REFERENCES:
patent: 3922526 (1995-11-01), Cochran
patent: 4317180 (1982-03-01), Lies
patent: 4468748 (1987-10-01), Juzewik et al.
patent: 4670837 (1987-06-01), Sheets
patent: 4695946 (1987-09-01), Andreasen et al.
patent: 4748559 (1988-05-01), Smith et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4893271 (1990-01-01), Davis et al.
patent: 4954951 (1990-09-01), Hyatt
patent: 5113523 (1992-05-01), Colley et al.
patent: 5150469 (1992-09-01), Jouppi
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5266256 (1993-11-01), Chau-Lee et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5452401 (1995-09-01), Lin
patent: 5457790 (1995-10-01), Iwamura et al.
Patent Abstracts of Japan, vol. 12, No. 235, Jul. 6, 1988, and JP63026716, Feb. 4, 1988.
Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler", IEEE Transactions on Computers, vol. 37, No. 8, Aug. 1988.
Towler et al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM," IEEE Intl. Solid-State Circuits Conf.,, pp. 30-31, plus FIG. 1, Feb. 1989.
Patent Abstracts of Japan, vol. 14, No. 253, May 30, 1990, and JP2066616, Mar. 6, 1990.
Dobberpuhl et al., "A 200MHz 64b Dual-Issue CMOS Microprocessor," IEEE Intl. Solid-State Circuits Conf., pp. 106-107, 1992.
"AMD Readies 486 Clone", E.E. Times, Jan. 13, 1992.
Hafiz Tariq R.
Seiko Epson Corporation
LandOfFree
Selective power-down for high performance CPU/system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective power-down for high performance CPU/system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective power-down for high performance CPU/system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081855