Transaction activation processor for controlling memory transact

Details Transaction activation processor for controlling memory transact Transaction activation processor for controlling memory transact

1995-03-31

1997-08-05

Kim, Matthew M.

395448, 395473, 395470, G06F 1208

Patent

active

056551002

ABSTRACT:
A multiprocessor computer system has a multiplicity of sub-systems and a main memory coupled to a system controller. Some of the sub-systems are data processors, each having a respective cache memory that stores multiple blocks of data and a respective set of master cache tags (Etags), including one Etag for each data block stored by the cache memory. Each data processor includes an interface for sending memory transaction requests to the system controller and for receiving cache transaction requests from the system controller corresponding to memory transaction requests by other ones of the data processors. The system controller includes transaction activation logic for activating each said memory transaction request when it meets predefined activation criteria, and for blocking each said memory transaction request until the predefined activation criteria are met. An active transaction status table stores status data representing memory transaction requests that have been activated, including an address value for each activated transaction. The transaction activation logic includes comparator logic for comparing each memory transaction request with the active transaction status data for all activated memory transaction requests so as to detect whether activation of a particular memory transaction request would violate the predefined activation criteria. With certain exceptions concerning writeback transactions, an incoming transaction for accessing a data block that maps to the same cache line a pending, previously activated transaction, will be blocked until the pending transaction that maps to the same cache line is completed.

REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 4747043 (1988-05-01), Rodman
patent: 4992930 (1991-02-01), Gilfeather et al.
patent: 5036459 (1991-07-01), den Haan et al.
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5319753 (1994-06-01), MacKenna et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5428799 (1995-06-01), Woods et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5442755 (1995-08-01), Shibata
patent: 5490261 (1996-02-01), Bean et al.
patent: 5513337 (1996-04-01), Gillespie et al.
patent: 5581729 (1996-12-01), Nishtala et al.
"Rochester's Intelligent Gateway"; K.A. Lantz et al.; IEEE, vol. 15, No. 10, Oct. 1982; pp. 54-68.
"An approach to the design of distributed real-time operating systems"; Cvijovic et al.; Microprocessors and Microsystems; vol. 16, No. 2; 1992; pp. 81-89.
"A Second-Level Cache Controller for A Super-Scalar SPARC Procesor"; Chang et al.; 37th IEEE CompCon Conference; Feb. 24, 1992; pp. 142-151.

Affiliated with

Also associated with

Rating

Transaction activation processor for controlling memory transact does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transaction activation processor for controlling memory transact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction activation processor for controlling memory transact will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1081451