Boots – shoes – and leggings
Patent
1994-10-31
1997-08-05
Teska, Kevin J.
Boots, shoes, and leggings
36455101, 340511, 371 251, 324765, H01L 2978, G06F 1100
Patent
active
056548966
ABSTRACT:
Apparatus (30) and method (70) for predicting the future performance of a semiconductor power module, power device, or high power integrated circuit for the purpose of planning its repair or replacement before it actually fails. The apparatus provides a central processor (33), output device (37), user interface (39), system memory (35), and data base (41). The method is provided by an application specific integrated circuit (45) or custom software program (45). The method provides a measurement and testing procedure for device parameters such as thermal resistance R.sub.thJC, power supply voltage V.sub.DD, and power supply current I.sub.DD. These device parameters typically characterize various chip components including the die attached interface, chip structure, and bonding wires. As these components degrade, the method via monitoring device parameters turns-off the device and its peripheral circuits and apparatus in an orderly manner.
REFERENCES:
patent: 3673397 (1972-06-01), Schaefer
patent: 4514720 (1985-04-01), Oberstein et al.
patent: 4727359 (1988-02-01), Yuchi et al.
patent: 4749987 (1988-06-01), Ishii
patent: 4773028 (1988-09-01), Tallman
patent: 4803469 (1989-02-01), Matushita
patent: 4825195 (1989-04-01), Berruyer
patent: 4831564 (1989-05-01), Suga
patent: 4931844 (1990-06-01), Zommer
patent: 5019998 (1991-05-01), Cowan et al.
patent: 5050114 (1991-09-01), Lee
patent: 5063307 (1991-11-01), Zommer
patent: 5088058 (1992-02-01), Salsburg
patent: 5117377 (1992-05-01), Finman
patent: 5155468 (1992-10-01), Stanley et al.
patent: 5307018 (1994-04-01), Gadgil
patent: 5325054 (1994-06-01), Houston
patent: 5331579 (1994-07-01), Maguire et al.
patent: 5440241 (1995-08-01), King et al.
patent: 5448165 (1995-09-01), Hodge
patent: 5461328 (1995-10-01), Devereaux et al.
patent: 5481551 (1996-01-01), Nakano et al.
patent: 5485097 (1996-01-01), Wang
patent: 5495179 (1996-02-01), Wood et al.
patent: 5500588 (1996-03-01), Worley
patent: 5509019 (1996-04-01), Yamamura
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Performance prediction method for semiconductor power modules an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performance prediction method for semiconductor power modules an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance prediction method for semiconductor power modules an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1079440