Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – Mesa structure
Patent
1997-07-22
2000-09-19
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
Mesa structure
257208, 257314, 257401, H01L 2906
Patent
active
061216704
ABSTRACT:
To obtain a small contact-less memory device, a memory device includes a semiconductor chip having a first surface and a second surface located at a level lower than that of the first surface, a memory cell array formed on the second surface, a peripheral circuit, for operating the memory cell array, formed on the first surface, and a connecting portion, for electrically connecting the memory cell array to the peripheral circuit, formed on the first surface.
REFERENCES:
patent: 4561170 (1985-12-01), Doering et al.
patent: 4642880 (1987-02-01), Mizutani
patent: 4882289 (1989-11-01), Moriuchi et al.
patent: 4882294 (1989-11-01), Christenson
patent: 5404042 (1995-04-01), Okumura et al.
patent: 5420462 (1995-05-01), Sudo
patent: 5493139 (1996-02-01), Akiyama et al.
patent: 5496758 (1996-03-01), Ema
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5780310 (1998-07-01), Koyama
patent: 5780340 (1998-07-01), Gardner et al.
patent: 5828120 (1998-10-01), Ishikawa
patent: 5886376 (1999-03-01), Acovic et al.
European Search Report dated Nov. 12, 1997; Application EP97113129.
Eckert II George C.
Hardy David
NEC Corporation
LandOfFree
Single-chip contact-less read-only memory (ROM) device and the m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-chip contact-less read-only memory (ROM) device and the m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip contact-less read-only memory (ROM) device and the m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1076096