Process for fabricating integrated circuits having shallow junct

Details Process for fabricating integrated circuits having shallow junct Process for fabricating integrated circuits having shallow junct

1991-08-29

1992-09-22

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437192, 437190, 437194, 148DIG20, H01L 2144

Patent

active

051496720

ABSTRACT:
For integrated circuit devices with strict design rules, junctions defining the source and drain are typically more shallow than 0.25 .mu.m and are made through vias having an aspect ratio greater than 1.1. Suitable electrical contact to such a shallow junction is quite difficult. To ensure an appropriate contact, an adhesion barrier layer such as titanium nitride or an alloy of titanium and tungsten is first deposited. Tungsten is then deposited under conditions which produce a self-limiting effect in a prototypical deposition on silicon. Additionally, these tungsten deposition conditions are adjusted to higher rather than lower deposition temperatures. Subsequent deposition of aluminum if desired, completes the contact.

REFERENCES:
patent: 3887993 (1975-06-01), Okada et al.
patent: 4486946 (1984-12-01), Jopke, Jr. et al.
patent: 4597167 (1986-07-01), Moriya et al.
patent: 4624864 (1986-11-01), Hartmann
patent: 4845050 (1989-07-01), Kim et al.
N. E. Miller and I. Beinglass, Solid State Technol., 25(12) 85 (1982).
E. K. Broadbent and C. L. Ramiller, J. Electrochem. Soc., 131, 1427 (1984).
E. K. Broadbent and W. T. Stacy, Solid State Technol., 49(12), 51 (1985).
M. L. Green and R. A. Levy, Semicon East 1985 Technical Proceedings, 57 (1985).
M. L. Green and R. A. Levy, J. Electrochem. Soc., 132, 1243 (1985).
G. E. Georgiou, et al., Tungsten and Other Refractory Metals for VLSI Applications II, E. K. Broadbent, Editor, p. 225, MRS, Pittsburgh, Pa. (1987).
N. Lifshitz et al. Tungsten and Other Refractory Metals for VLSI Applications III, V. A. Wells, Editor, p. 225, MRS, Pittsburgh, Pa. 1988.
VLSI Technology, 2nd Edition, edited by S. M. Sze, McGraw-Hill, 1988, p. 364.
Materials Research Society Symposia Proceedings, 18, 89 (1982).
P. B. Ghate, et al, Thin Solid Films, 53, 117 (1978).
M. Maenpaa, et al, Proceedings of the Symposium on Thin Film Interfaces and Interactions, 80-2, 316 (1980).
M. L. Hammond, Introduction to Chemical Vapor Deposition, Solid State Technology, Dec. 1979, p. 61.
J. F. O'Hanlon, A User's Guide to Vacuum Technology, Wiley, New York, 1980, (Table of Contents).
Handbook of Thin Film Technology, S. M. Sze, ed. Maissel and Clang McGraw-Hill, New York, 1970.
Sze, supra, Chapters 4, 9.
Rana et al., "Thin layers of TiN and Al as glue layers for blanket tungsten deposition", 1987 Material Research Soc., pp. 187-195.
VLSI Science & Technology--1984, Proc. of 2nd Int. Symp. on VLSI Science and Technology May 6-11, 1984, Electrochem. Soc., Pennington, N.J., pp. 404-419.

Affiliated with

Also associated with

Rating

Process for fabricating integrated circuits having shallow junct does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating integrated circuits having shallow junct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating integrated circuits having shallow junct will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1068176