Low cost writethrough cache coherency apparatus and method for c

Details Low cost writethrough cache coherency apparatus and method for c Low cost writethrough cache coherency apparatus and method for c

1993-09-30

1996-08-27

Robertson, David L.

395462, G06F 1300

Patent

active

055510060

ABSTRACT:
An apparatus and method for supporting a writethrough cache in a computer system not otherwise supporting cache is disclosed. Cache coherency is guaranteed by a cache coherency module detecting the CPU programming a DMA controller to allow a device other than the CPU to transfer data to main memory and, until the data transfer is concluded, flushing the cache each time the CPU reads an address other than an address of a standard computer system component. The cache is also flushed upon conclusion of the data transfer. In computer systems including a bus master device, the cache is flushed whenever the cache coherency module detects the CPU reading an address other than an address of a standard computer system component and whenever the cache coherency module detects an interrupt other than a standard computer system interrupt. The cache coherency module includes a bus snooping sub-module to snoop address, control and data on the bus; a DMA address table and a system address table to define DMA addresses, standard system component addresses and standard system interrupts; and a control logic sub-module to identify DMA programming actions, non-standard addresses and non-standard interrupts, and to issue cache flush signals. Also disclosed is an apparatus and method to automatically determine the range of cacheable addresses in the computer system and to turn on the cache after the computer system is reset.

REFERENCES:
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4700330 (1987-10-01), Altman et al.
patent: 5157774 (1992-10-01), Culley
patent: 5210847 (1993-05-01), Thome et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5276852 (1994-01-01), Callander et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5367659 (1994-11-01), Iyengar et al.
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5423019 (1995-06-01), Lin
patent: 5428760 (1995-06-01), Ghori et al.
patent: 5440751 (1995-08-01), Santeler et al.

Affiliated with

Also associated with

Rating

Low cost writethrough cache coherency apparatus and method for c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low cost writethrough cache coherency apparatus and method for c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost writethrough cache coherency apparatus and method for c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1063295