Fishing – trapping – and vermin destroying
Patent
1986-08-01
1987-11-10
Ozaki, George T.
Fishing, trapping, and vermin destroying
437247, 437180, H01L 21385, H01L 2140
Patent
active
047047852
ABSTRACT:
A process, and product made thereby, for bonding two wafers together to form a single wafer with a continuous interface, and for selectively burying a low impedance conductor in the wafer, by providing host and guest wafers having substantially the same crystal orientation and periodicity. A crystalline boundary n-semimetal is formed on the wafers, which are then brought into intimate contact. If desired, a unipolar conductor is fused to one of said wafers. Then, the wafers are exposed to an elevated temperature, or rapid thermal anneal, in an inert ambient, breaking up any native oxides and diffusing any excess oxygen into the wafer lattices. The guest wafer is then mechanically lapped back and chemically etched.
A vertical cascode integrated half H-bridge motor driving circuit made in the guest and host wafers has a source transistor in the host wafer with with the wafer substrate forming the collector of the transistor, an isotype acceptor doped Ge.sub.x Si.sub.l-x /Si superlattice forming the base, and an overlying a monocrystalline silicon layer forming a compositional emitter, and with an n-semimetal boundary. The sink transistor of the guest is made with the wafer substrate forming the emitter, an isotype acceptor doped Ge.sub.x Si.sub.l-x /Si superlattice forming the base, and an overlying a monocrystalline silicon layer forming the compositional collector. The guest substrate is terminated with an n-semimetal boundary. A buried conductor contacts the collector of the host transistor and the emitter of the guest transistor.
REFERENCES:
patent: 3069603 (1962-12-01), Hunter
patent: 3239908 (1966-03-01), Nakamura
patent: 3274454 (1966-09-01), Haberecht
patent: 3290760 (1966-12-01), Cave
patent: 3303549 (1967-02-01), Peyser
patent: 3333324 (1967-08-01), Roswell et al.
patent: 3355636 (1967-11-01), Becke et al.
patent: 3375143 (1968-03-01), Garner et al.
patent: 3503125 (1970-03-01), Haberecht
patent: 4237600 (1980-12-01), Rosen et al.
patent: 4516314 (1985-05-01), Sater
patent: 4525593 (1985-06-01), Yablonovitch
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4621413 (1986-11-01), Lowe
patent: 4638552 (1987-01-01), Shimbo et al.
Honeycutt Gary C.
Merrett Rhys
Ozaki George T.
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Process for making a buried conductor by fusing two wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making a buried conductor by fusing two wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making a buried conductor by fusing two wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1059508