Apparatus for dynamic register management in a floating point un

Details Apparatus for dynamic register management in a floating point un Apparatus for dynamic register management in a floating point un

1994-02-02

1996-08-13

Lane, Jack A.

395375, G06F 1200

Patent

active

055465544

ABSTRACT:
In a processor, an instruction unit that issues a plurality of instructions is coupled to a mapping unit. Each instruction contains at least one "virtual" address corresponding to a user-addressable register as defined by an instruction set architecture. A register file having a number of physical register addresses in excess of the user addressable virtual register address is also coupled to the mapping unit. The mapping unit receives instructions from the instruction unit and generates a map value for each virtual register address. The mapping unit also maintains a status value for each physical register address. Maintaining the status value provides for out-of-order completion and in-order retirement. A new mapping is generated each time a virtual register address is used as a destination register address of an instruction. This insures that no physical register address will be overwritten before all older instructions have been resolved. This, in turn, provides for precise exception handling, which is accomplished by unwinding the instruction sequence from the youngest to the oldest instruction up to the point where the exception occurred.

REFERENCES:
patent: 5226126 (1993-07-01), McFarland et al.
G. F. Grohoski, "Machine Organization of the IBM RISC Systems/6000 Processor", IBM Journal of Research and Development, vol. 34, No. 1, Jan. 1990, pp. 37-58.
R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal of Research and Development, vol. 11, No. 1, Jan. 1967, pp. 25-33.
D. W. Anderson et al., "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling", IBM Journal of Research and Development, vol. 11, No. 1. Jan. 1967, pp. 8-24.
James E. Thornton, "Parallel Operation in the Control data 6600", AFIPS Conference Proceedings, vol. 26, Part II, 1964, pp. 33-40.
Mike Johnson, "Superscalar Microprocessor Design", 1991, Prentice Hall, Englewood Cliffs, New Jersey, Chapters 6-7, pp. 103-146.
W. W. Hwu et al., "Exploiting Horizontal and Vertical Concurrency via the HPSm Microprocessor", Proceedings of the 20th Annual Workshop on Microprogramming, Dec. 1987, pp. 154-161.

Affiliated with

Also associated with

Rating

Apparatus for dynamic register management in a floating point un does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for dynamic register management in a floating point un, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for dynamic register management in a floating point un will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1056480