Patent
1988-10-20
1991-06-25
Hille, Rolf
357 55, 357 41, H01L 2968, H01L 2906, H01L 2702
Patent
active
050271733
ABSTRACT:
A semiconductor memory device comprises a semiconductor substrate (10), a trench (12) formed on a main surface (11) of the semiconductor substrate, a gate region (15) formed on a main surface portion in the trench, a passive element region (16) formed on a bottom side portion of the trench and a source/drain region (20) formed on the main surface of the semiconductor substrate. The method for manufacturing the semiconductor memory device comprises the steps of forming a wide first trench (31) on a portion of the main surface of the semiconductor substrate, forming a narrow second trench (32) on the bottom portion of the first trench, forming a passive element region in the second trench, forming a gate region in the first trench, and forming a source/drain region on the main surface portion of the semiconductor substrate.
REFERENCES:
patent: 4651184 (1987-03-01), Malhi
patent: 4672410 (1987-06-01), Miura et al.
IEDM 84: "A Folded Capacitor Cell for Future Megabit DRAMs", by M. Wada et al., 9.5, 1984, pp. 244-247.
IEDM 85: "A Trench Transistor Cross-Point DRAM Cell", by W. F. Richardson et al., 29.6 1985, pp. 714-717.
IEDM 84: "Buried Isolation Capacitor (BIC) Cell for Megabit MOS Dynamic RAM", by K. Nakamura et al, 9.3, 1984, pp. 236-239.
Hille Rolf
Limanek Robert P.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor memory device with two separate gates per block does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with two separate gates per block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with two separate gates per block will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1043900