Patent
1995-06-30
1997-10-28
Barry, Lance Leonard
395308, 395474, G06F 1200
Patent
active
056825129
ABSTRACT:
In a shared memory computer system, processing nodes are coupled together by way of cluster bridges. A cluster bridge operating according to the present invention intercepts a global access transaction request issued from a processing node and issues a transaction deferral to indicate that the request will be serviced out-of-order. A map of global addresses which correspond to fixed addresses at the node from which the access request was issued is maintained by the cluster bridge. If the address of the global access transaction request corresponds to a fixed address local to the requesting node, the address is translated at cluster bridge and accessed at the local node in order to complete the deferred request.
REFERENCES:
patent: 4181974 (1980-01-01), Lemay et al.
patent: 4488232 (1984-12-01), Swaney et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 4933937 (1990-06-01), Koniski
patent: 5136580 (1992-08-01), Videlock et al.
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5235684 (1993-08-01), Becker et al.
patent: 5361390 (1994-11-01), Heyen et al.
patent: 5390173 (1995-02-01), Spinney et al.
patent: 5535340 (1996-07-01), Beir et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5568620 (1996-10-01), Sarangohar et al.
Popescu, et al., "The Meatflow Architecture", IEEE Micro, Jun., 1991, pp. 10-13 & 63-73.
Barry Lance Leonard
Intel Corporation
LandOfFree
Use of deferred bus access for address translation in a shared m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of deferred bus access for address translation in a shared m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of deferred bus access for address translation in a shared m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1032309