Boots – shoes – and leggings
Patent
1995-02-10
1997-10-28
Swann, Tod R.
Boots, shoes, and leggings
36496576, 36496579, G11C 1606
Patent
active
056824963
ABSTRACT:
A filtered command port architecture for a memory array is disclosed. A command controller is directly connected to the memory array and receives command instructions from an external microprocessor via an address and data bus. A command clock is used to latch commands from the data bus into a command decoder. A timing signal is used to filter incoming signals from the data bus which are asserted for less than a predetermined amount of time. A state decoder then tracks a sequence of commands from the command decoder and performs an appropriate action in response to the commands.
REFERENCES:
patent: 4223394 (1980-09-01), Pathak et al.
patent: 4606052 (1986-08-01), Hirzel et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5222076 (1993-06-01), Ng et al.
patent: 5306963 (1994-04-01), Leak et al.
patent: 5414829 (1995-05-01), Fandrich et al.
patent: 5463757 (1995-10-01), Fandrich et al.
patent: 5504441 (1996-04-01), Sigal
patent: 5509134 (1996-04-01), Fandrich et al.
patent: 5513333 (1996-04-01), Kynett et al.
Kynett, Virgil Niles, et al., "An In-System Reprogrammable 32K.times.8 CMOS Flash Memory," IEEE Journal of Solid-State Circuits, V23, N5, Oct. 1988.
Micron Quantum Devices Inc.
Saunders Keith W.
Swann Tod R.
LandOfFree
Filtered serial event controlled command port for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Filtered serial event controlled command port for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Filtered serial event controlled command port for memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1032016