Method and system for testing memory programming devices

Details Method and system for testing memory programming devices Method and system for testing memory programming devices

1995-03-17

1997-10-28

Beausoliel, Jr., Robert W.

39518401, 39518321, 39518322, G06F 1100

Patent

active

056824726

ABSTRACT:
A novel system and method for testing semiconductor devices has a pattern generator implementing a test signal algorithm uniquely coupled with a recording system which is an individual hardware system for each device under test. The improved pattern generator and recording system functions in conjunction with a system designed to perform parallel test and burn-in of semiconductor devices, such as the Aehr Test MTX System. The MTX can functionally test large quantities of semiconductor devices in parallel. It can also compensate for the appropriate round trip delay value for each chip select state for each device under test. This system of testing provides an effective and practical method for reducing overall test cost without sacrificing quality.

REFERENCES:
patent: 4379259 (1983-04-01), Varadi et al.
patent: 4866714 (1989-09-01), Adams et al.
patent: 5263003 (1993-11-01), Cowles et al.
patent: 5274599 (1993-12-01), Ema
patent: 5287318 (1994-02-01), Kuki et al.
patent: 5339320 (1994-08-01), Frandrich et al.
patent: 5377148 (1994-12-01), Rajsuman et al.
patent: 5410544 (1995-04-01), Kreifels et al.
patent: 5416782 (1995-05-01), Wells et al.
patent: 5448577 (1995-09-01), Wells et al.
patent: 5490109 (1996-02-01), Salmon
patent: 5515318 (1996-05-01), Cappeletti et al.
patent: 5523972 (1996-06-01), Rashid et al.
Marks, G., "Parallel testing of Non-Volatile Memories," 1983, IEEE Computer Society, pp. 738-743.
"Burn-In and test Systems keep pace with new devices," Sep. 1988, Journal article in Evaluation Engineering, vol. 27, Iss. No. 9, pp. 71-73.
Buttner, H.M. et al., "High Speed Logic/Memory tester," IBM Tech. Disclosure Bulletin, vol. 23, No. 5, Oct. 1980, pp. 2030-2031.
Suyko et al., "Development of a burn-in time reduction algorithm . . . ", 1991, IEEE, pp. 264-270.

Affiliated with

Also associated with

Rating

Method and system for testing memory programming devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for testing memory programming devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for testing memory programming devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1031518