Receive packet pre-parsing by a DMA controller

Details Receive packet pre-parsing by a DMA controller Receive packet pre-parsing by a DMA controller

1996-09-24

1998-09-15

Sheikh, Ayaz R.

395733, 395868, G06F 1332

Patent

active

058093346

ABSTRACT:
A processor-based control system including a host processor, a data receiver device, a system memory, and an intelligent DMA controller. The DMA controller includes a pre-parsing section. The pre-parsing section interrogating a received data packet to determine whether the received data packet contains an error, is valid, is a null packet or whether the host processor must be contacted.

REFERENCES:
patent: 5210749 (1993-05-01), Firoozmand
patent: 5247519 (1993-09-01), Snowden et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5530902 (1996-06-01), McRoberts et al.
patent: 5539917 (1996-07-01), Jirgal
patent: 5559801 (1996-09-01), Lo
patent: 5644787 (1997-07-01), Nakamura et al.

Affiliated with

Also associated with

Rating

Receive packet pre-parsing by a DMA controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Receive packet pre-parsing by a DMA controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Receive packet pre-parsing by a DMA controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-102675