Planar selective field oxide isolation process using SEG/ELO

Details Planar selective field oxide isolation process using SEG/ELO Planar selective field oxide isolation process using SEG/ELO

1996-09-04

1997-10-28

Fourson, George

Fishing, trapping, and vermin destroying

437 90, H01L 2176

Patent

active

056817762

ABSTRACT:
An isolation method for separating active regions on a semiconductor substrate is disclosed. Portions of the substrate not corresponding to the active regions are etched to a predetermined depth. After some oxide, nitride and dielectric deposition steps, a photoresist is patterned on the dielectric material such that the photoresist completely covers the active regions of the substrate and overlaps into the portions of the substrate that are eventually to represent field oxide regions. Any portion of the dielectric, nitride oxide layers that are not covered by the photoresist are removed and a combined step of selective epitaxial growth (SEG) and epitaxial lateral overgrowth (ELO) is performed. The exposed silicon is then oxidizing and the dielectric, nitride and oxide layers are removed from the active regions of the substrate. The semiconductor device is then ready for subsequent processing.

REFERENCES:
patent: 3891469 (1975-06-01), Moriyama et al.
patent: 4541168 (1985-09-01), Galie et al.
patent: 4549927 (1985-10-01), Goth et al.
patent: 4663832 (1987-05-01), Jambotkar
patent: 4671851 (1987-06-01), Beyer et al.
patent: 4786960 (1988-11-01), Jeuch
patent: 4900692 (1990-02-01), Robinson
patent: 4926231 (1990-05-01), Hwang et al.
patent: 4948456 (1990-08-01), Schubert
patent: 5073516 (1991-12-01), Moslehi
patent: 5087586 (1992-02-01), Chan et al.
patent: 5108946 (1992-04-01), Zdebel et al.
patent: 5112439 (1992-05-01), Reisman et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5175122 (1992-12-01), Wang et al.
patent: 5236863 (1993-08-01), Iranmesh
patent: 5278092 (1994-01-01), Sato
patent: 5457338 (1995-10-01), Borel
A. Feygenson, "Complementary Bipolar By Selective Epitaxial Growth," 4th Innovations in Si Deposition Technology for Advance Device Structures Seminar, Applied Materials, Feb. 1990.
S. Wolf, Silicon Processing for the VLSI Era-Volume II, Chapter 2 1990.
J. Borland, et al., Solid-State Technology, p. 111, Jan. 1988.
J. Manoliu and J. Borland, IEDM Technical Digest, p. 20, 1987.
S. Nagao, et al., IEEE Trans. Elec. Dev., p. 1738, Nov. 1986.
Y.C. Yu, et al., Journal of the Electrochemical Society, p. 2562, Oct. 1988, and S. Sunderam, et al., IEEE BCTM, p. 26, 1990.
Endo et al., "Scaled CMOS Technology Using SEG Isolation and Buried Well Process", IEEE Trans. on Elect. Dev., vol. ED-33, No. 11, pp. 1659-1666 (1986).
Sunderam et al., "Novel Isolation Process Using Selective Polysilicon Filled Trench Technology for High Speed Bipolar Circuits", IEEE Bipolar Circuits and Technology Meeting 1.2, pp. 26-28 (1990).

Affiliated with

Also associated with

Rating

Planar selective field oxide isolation process using SEG/ELO does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Planar selective field oxide isolation process using SEG/ELO, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planar selective field oxide isolation process using SEG/ELO will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1025891