Semiconductor memory device having a test mode setting circuit

Details Semiconductor memory device having a test mode setting circuit Semiconductor memory device having a test mode setting circuit

1993-03-30

1997-10-28

Beausoliel, Jr., Robert W.

Excavating

371 214, 365201, G11C 2900

Patent

active

RE0356450

ABSTRACT:
In a semiconductor memory device having a test mode setting circuit, when a voltage higher than a common operation range is applied to an input terminal (101) receiving CAS signals, a first voltage detecting circuit (100) detects the voltage and the detected output is latched in a latch approximately at the ground potential in response to the latch output. Consequently, the operation margin of the memory cell for the data "1" can be carried out by the V bump test. Meanwhile, when a voltage higher than the normal operation range is applied to an input terminal (201) receiving WE signals, a second voltage detecting circuit (200) detects the voltage and the detected output is latched in the latch the cell plate voltage approximately at Vcc in response to the latch output from the latch circuit.

REFERENCES:
patent: Re34290 (1993-06-01), Tobita
patent: 4055754 (1977-10-01), Chesley
patent: 4464750 (1984-08-01), Tatematsu
patent: 4541090 (1985-09-01), Shiragasawa
patent: 4654827 (1987-03-01), Childers
patent: 4672582 (1987-06-01), Nishimura et al.
patent: 4683382 (1987-07-01), Sakurai et al.
patent: 4727517 (1988-02-01), Ueno et al.
patent: 4771407 (1988-09-01), Takamae et al.
patent: 4802137 (1989-01-01), Okuda et al.
patent: 4843257 (1989-06-01), Ohsawa
patent: 4860259 (1989-08-01), Tobita
patent: 4879690 (1989-11-01), Anami et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device having a test mode setting circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a test mode setting circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a test mode setting circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1018136