Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1988-07-13
1991-11-12
Wieder, Kenneth A.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
324 731, 371 151, 371 251, G01R 3100, G01R 3102
Patent
active
050650904
ABSTRACT:
A new test structure is described which allows full testing of highly complex Integrated Circuits. The test structure consists of a grid of externally as well as individually accessible probe-lines and sense-lines with electronic switches at the crossings of said probe and the sense-lines. One end of the switches is tied to an array of test-points on the IC that are to be either monitored or controlled during the testing, and the other end of the switches is tied to a sense-line. The ON and the OFF states of the switches are controlled by probe-lines. The probe and sense lines are connected to test electronics, thus permitting the test electronics to control the electrical signals on the probe-lines and to measure or apply signals on the sense-lines. Thus, by the excitation of an appropriate probe-line and the monitoring of an appropriate sense-line, the test signals present at any one of the test-points can be measured. Conversely, by the excitation of an appropriate probe-line and application of a test signal on another appropriate sense-line the electrical signal on any of the test-points can be externally controlled for the purpose of testing.
REFERENCES:
patent: 3168697 (1965-02-01), Humphrey, Jr.
patent: 3428945 (1969-02-01), Toy
patent: 3795859 (1974-03-01), Benante et al.
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4253059 (1981-02-01), Bell et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4340857 (1982-07-01), Fasang
patent: 4423509 (1983-12-01), Feissel
patent: 4435805 (1984-03-01), Hsieh et al.
patent: 4471302 (1984-09-01), Fazekas et al.
patent: 4498172 (1985-02-01), Bhavsar
patent: 4513418 (1985-04-01), Bardell, Jr. et al.
patent: 4517672 (1985-05-01), Pfleiderer et al.
patent: 4595875 (1986-06-01), Chan et al.
patent: 4613970 (1986-09-01), Masuda et al.
patent: 4638246 (1987-01-01), Blank et al.
patent: 4672610 (1987-06-01), Salick
patent: 4739250 (1988-04-01), Tanizawa
patent: 4749947 (1988-06-01), Gheewala
"Kerf Testing of Embedded Structure Technologies", by Kugler et al., IBM Tech. Disc. Bull., vol. 23, #8, 1/81, pp. 3716-3719.
"Module-in-Place Testing Autoguided Probe Isolation and Diagnostic Technique", by Jackson et al., IBM Tech. Disc. Bull., vol. 23, #9, 2/81, pp. 4078-4079.
"Universal Test Sets for Multiple Fault Detection in ANO-EXOR Arrays", by Prodban, IEEE Trans. on Comp., vol. C-27, #2, 2/78, pp. 181-187.
"Voltage Checking Device", by Canard et al., IBM Tech. Disc. Bull., vol. 8, #5, 10/65, pp. 806-807.
Frank, E. H. and Sproull, R. F., "Testing and Debugging ICs", Computing Surveys, vol. 13, No. 4, Dec. 1981.
T. W. Williams, "Design for Testability", 1983.
McCluskey, Edward J., Stanford Univ., "Built-In Self-Test Techniques", IEEE Design & Test, vol. 2, #2, Apr. 1985, pp. 21-28, 29-36, copyright 1985.
Williams, T. W., "Design for Testability", IBM Data Systems Division, Boulder, Colorado, pp. 359-416.
Eichelberger, E. G. & Williams, T. W., "A Logic Design Structure for LSI Testability", IBM System Communications Division, Hopewell Junction, NY, 12533 & IBM System Products Division, Boulder, CO, 80303, pp. 462-468.
Hayers, J. P. & Friedman, A. D., "Test Point Placement to Simplify Fault Detection", Dept. of Electrical Engineering & Computer Science Program, Univ. of Southern California, Los Angeles, CA, 90007, pp. 73-78.
IBM Technical Disclosure Bulletin, vol. 18, No. 7, Dec. 1975, "Test Pad Multiplexing", D. K. Jadus and W. O. Morton.
IEEE Journal of Solid-State Circuits, vol. SC-21, No. 2, Apr. 1986, "A One-Day Chip: An Innovative IC Construction Approach Using Electrically Reconfigurable Logic VLSI with On-Chip Programmable Interconnections", Y. Ikawa et al.
IEE Proceedings Section A-I, vol. 132, No. 2, Part E, Mar./Apr. 1985, pp. 121-129, Old Woking, Surrey, GB; K. A. E. Totton: "Review of Built-In Test Methodologies for Gate Arrays".
Burns William J.
Cross-Check Technology, Inc.
Wieder Kenneth A.
LandOfFree
Method for testing integrated circuits having a grid-based, "cro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing integrated circuits having a grid-based, "cro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing integrated circuits having a grid-based, "cro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1014891