Patent
1994-06-15
1997-10-21
Kulik, Paul V.
39542104, 395571, 395386, 395800, G06F 9345
Patent
active
056805683
ABSTRACT:
A data processor which has an operand instruction having an operation code specifying portion to specify the kind of operation and an effective address specifying field showing the effective address of the operand, so that an additional mode specifying field to perform the extension modification of addressing can be added to an addressing mode shown by the effective address specifying field, whereby even when the address modification extension is carried out at multiple levels, the address calculation can sequentially be performed while reading each part of the operand, thereby improving the execution speed of program and facilitating complier structure.
REFERENCES:
patent: 3614741 (1971-10-01), McFarland, Jr.
patent: 3657705 (1972-04-01), Mekota et al.
patent: 3943495 (1976-03-01), Garlic
patent: 3946366 (1976-03-01), Edwards
patent: 3949378 (1976-04-01), Crabb et al.
patent: 3953833 (1976-04-01), Shapiro
patent: 4206503 (1980-06-01), Woods
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4388685 (1983-06-01), Kotok et al.
patent: 4398245 (1983-08-01), Fujita
patent: 4453212 (1984-06-01), Gaither
patent: 4503492 (1985-03-01), Pilat
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4531200 (1985-07-01), Whittey
patent: 4612613 (1986-09-01), Gershenson et al.
patent: 4613935 (1986-09-01), Conley
patent: 4616313 (1986-10-01), Hoyagi
patent: 4651274 (1987-03-01), Omuda
patent: 4733344 (1988-03-01), Watanabe
patent: 4750112 (1988-06-01), Jones
patent: 4794518 (1988-12-01), Mizushima
patent: 4802113 (1989-01-01), Onishi
patent: 4807122 (1989-02-01), Baba
patent: 4825258 (1989-04-01), Yamazaki
patent: 4827402 (1989-05-01), Wada
patent: 4837676 (1989-06-01), Rosman
patent: 4858105 (1989-08-01), Kuriyama
patent: 4876646 (1989-10-01), Gotov et al.
patent: 4890218 (1989-12-01), Bram
patent: 4890220 (1989-12-01), Nakagawo
patent: 4901236 (1990-02-01), Utsumi
patent: 4901316 (1990-02-01), Igarashi et al.
patent: 4945511 (1990-07-01), Itomitsu
patent: 4959778 (1990-09-01), Miyadera
patent: 4967339 (1990-10-01), Fukumaru et al.
MC68020 32-Bit Microprocessor User's Manual, copyright 1984 by Motorola, Inc. pp. 2-1 to 2-24.
VAX Architecture Handbook, Chap. 5, pp. 72-81, Digital Equipment Corporation, 1981.
Encyclopedia of Computer Science, Rosen, S., "Addressing," pp. 9-8, 1976.
Lee, et al. "Branch Prediction Strategies and Branch Target Buffer Design", IEEE Computer, Vo. 17, No. 1, Jan. 1984.
K. Sakamura, "Architecture of the TRON VSLI CPU", IEEE Micro, Apr., 1987.
Kulik Paul V.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Instruction format with sequentially performable operand address does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction format with sequentially performable operand address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction format with sequentially performable operand address will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1014682