Programmable logic device with subroutine stack and random acces

Details Programmable logic device with subroutine stack and random acces Programmable logic device with subroutine stack and random acces

1990-01-16

1991-08-20

Lee, Thomas C.

Boots, shoes, and leggings

3649654, 3649651, 364716, 307465, 34082583, G06F 1500, G06F 1200

Patent

active

050420046

ABSTRACT:
Method and apparatus providing a programmable logic device which has a high level subroutine stack element and a random access memory suitable for control applications. The method utilizes high level constructs bearing a one-to-one relationship to the architecture of the apparatus so that the design of the controller is facilitated resulting in a rapidly-executed program which is easy to comprehend, verify and document. Subroutines are readily implemented by the controller by virtue of its last-in, first-out stack and a state counter which allow the contents of the counter to be "pushed" onto the stack upon invocation of the subroutine and "popped" from the stack upon return from the subroutine. Provision of the random access memory allows the controller to store information supplied from an external device, such as a central processing unit. The operation of the controller can be readily modified according to the control information stored in the memory by use of a high level language RAMREAD construct. The random access memory also provides scratch pad capability for the controller so that information written to a memory location, under control of a programmable OR array, can be used as a separate, independent counting and timing channel, in an exemplary application. The stack and/or the random access memory are suitable for inclusion in a controller of either a programmable logic array (PLA-), programmable array logic (PAL-), or a programmable read-only-memory (PROM-) based design.

REFERENCES:
patent: 3803587 (1974-04-01), Mead
patent: 3983538 (1976-09-01), Jones
patent: 4075707 (1978-02-01), Wilmer
patent: 4195352 (1980-03-01), Tu et al.
patent: 4334269 (1982-06-01), Shibasaki et al.
patent: 4348737 (1972-09-01), Cukier et al.
patent: 4354228 (1982-10-01), Moore et al.
patent: 4438492 (1984-03-01), Harmon, Jr. et al.
patent: 4493029 (1985-01-01), Thierbach
patent: 4628477 (1986-12-01), Burrows
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4766532 (1988-08-01), Pearson et al.
Hicks, "Sequence Controller Using Programmable Logic Array", IBM TDB, vol. 20, No. 2, Jul. 1977, pp. 743-744.
Eggebrecht et al., "Programmable Logic Array with Provision for Interrupts", IBM TDB, vol. 20, No. 2, Jul. 1977, pp. 745-746.
Advanced Micro Devices, Inc., "Programmable Array Logic Handbook" (1984), pp. 2-29)-(2-40).

Affiliated with

Also associated with

Rating

Programmable logic device with subroutine stack and random acces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with subroutine stack and random acces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with subroutine stack and random acces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1013135