Logic synthesis system comprising a memory for a reduced number

Details Logic synthesis system comprising a memory for a reduced number Logic synthesis system comprising a memory for a reduced number

1989-10-02

1991-08-20

Lall, Parshotam S.

Boots, shoes, and leggings

364488, G06F 1560, G06F 700

Patent

active

050419862

ABSTRACT:
In a system which synthesizes a design of a logic circuit from a system input signal representative of an input logical expression of the logic circuit, a memory memorizes fundamental codes and fundamental patterns which are in one-to-one correspondence to the fundamental codes. Responsive to the system input signal, a first code producing arrangement produces a first code corresponding to the input logical expression. Connected to the memory and the first code producing arrangement, a judging circuit judges whether or not the first code is identical with none of the fundamental codes. When the judging circuit judges that the first code is identical with none of the fundamental codes, a second code producing arrangement produces a second code which is a succession of selected ones of the fundamental codes that are selected in accordance with the first code. Connected to the memory, a translating arrangement translates the second code into a translated signal representative of the design with reference to the selected ones of the fundamental codes and selected ones of the fundamental patterns that are in correspondence to the selected ones of the fundamental codes. The translated signal represents a succession of the selected ones of the fundamental patterns. The selected ones of the fundamental codes may be selected from the fundamental codes repetitively. When the first code is identical with one of the fundamental codes, the system is operable like a conventional system.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4803636 (1989-02-01), Nishiyama et al.
patent: 4835705 (1989-05-01), Fujino et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4896272 (1990-01-01), Kurosawa
patent: 4916627 (1990-04-01), Hathaway
patent: 4942536 (1990-07-01), Watanabe et al.
Geus; "Logic Synthesis Speeds ASIC Design"; IEEE Spectrum, 1989.
Gabay; "Diverse Design Tools Break into Logic-Synthesis Arena"; Computer Design, 1987.
Shinsha et al.; "Incremental Logic Synthesis through Gate Logic Structure Identification"; IEEE.

Affiliated with

Also associated with

Rating

Logic synthesis system comprising a memory for a reduced number does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic synthesis system comprising a memory for a reduced number , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic synthesis system comprising a memory for a reduced number will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1012982