Excavating
Patent
1994-08-17
1997-10-21
Beausoliel, Jr., Robert W.
Excavating
G01R 3128
Patent
active
056804067
ABSTRACT:
An integrated semiconductor circuit and a testing method thereof to achieve a reduced chip area and a shorter test time. In the circuit, scan flip-flops occur at regular intervals. In the exemplary case, supposing a third flip-flop is defective and constantly outputs a 0, firstly a data value 1 is scanned into a second flip-flop, and then under a normal operation mode the data of the second flip-flop is transmitted to the third, before a scan-out action thereof, which permits the detect of the third flip-flop to be detected. When supposing a fifth flip-flop is similarly defective, a first scan-in action is performed to input a data value 1 to a second and a fourth flip-flop, and the data are transmitted to the third and the fifth flip-flop. Then, a second scan-in is performed to input 0 to the fifth flip-flop, before a scan-out action of data, which permits the trouble of the fifth flip-flop to be detected.
REFERENCES:
patent: 4864579 (1989-09-01), Kishida et al.
patent: 4995039 (1991-02-01), Sakashita et al.
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5130647 (1992-07-01), Sakashita et al.
patent: 5254942 (1993-10-01), D'Souza et al.
patent: 5341096 (1994-08-01), Yamamura
Beausoliel, Jr. Robert W.
Elmore Stephen C.
NEC Corporation
LandOfFree
Integrated semiconductor circuit having scan flip-flops at prede does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated semiconductor circuit having scan flip-flops at prede, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated semiconductor circuit having scan flip-flops at prede will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1012770