Synchronized MIMD multi-processing system and method inhibiting

Details Synchronized MIMD multi-processing system and method inhibiting Synchronized MIMD multi-processing system and method inhibiting

1995-06-07

1998-09-15

Toplu, Lucien U.

395381, 395391, 395309, 39580021, G06F 1516

Patent

active

058092889

ABSTRACT:
There is disclosed a multi-processor system arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having communication links to several memories. The individual processors can, on a cycle by cycle basis, be grouped in any configuration to run in synchronism (but from different instruction streams) with the other processors in that group. More than one such synchronized group can be formed concurrently. A crossbar switch serves to establish the processor memory links and the entire image processor, including the individual processors, the crossbar switch and the memories are contained on a single silicon chip.

REFERENCES:
patent: 4733353 (1988-03-01), Jaswa
patent: 5107420 (1992-04-01), Kametani

Affiliated with

Also associated with

Rating

Synchronized MIMD multi-processing system and method inhibiting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronized MIMD multi-processing system and method inhibiting , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronized MIMD multi-processing system and method inhibiting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-100813