Fishing – trapping – and vermin destroying
Patent
1994-12-30
1997-10-21
Chaudhari, Chandra
Fishing, trapping, and vermin destroying
437 44, 437 56, H01L 218242
Patent
active
056795980
ABSTRACT:
A CMOS-technology, DRAM integrated circuit includes paired P-type and N-type wells in a substrate, which wells are fabricated using a self-aligning methodology. Similarly, FET's of the DRAM circuit are fabricated in the wells of the substrate using a self-aligning methodology to provide FET's of opposite polarity in a DRAM which may have paired memory cells and dummy cells for symmetry of circuitry. The DRAM includes a multitude of capacitor structures formed atop the FET's of the substrate, and plural layers of insulative dielectric with embedded bit and word traces providing for connection of the multitude of memory cells of the DRAM to external circuitry.
REFERENCES:
patent: Re31079 (1982-11-01), Nagasawa et al.
patent: 4366613 (1983-01-01), Ogura et al.
patent: 4435895 (1984-03-01), Parrillo et al.
patent: 4577390 (1986-03-01), Haken
patent: 4728619 (1988-03-01), Pfiester et al.
patent: 4761384 (1988-08-01), Neppl et al.
patent: 4786609 (1988-11-01), Chen
patent: 4929565 (1990-05-01), Parrillo
patent: 5153685 (1992-10-01), Murata et al.
patent: 5223729 (1993-06-01), Kudoh et al.
patent: 5283203 (1994-02-01), Gill et al.
patent: 5296390 (1994-03-01), Park
patent: 5389558 (1995-02-01), Suwamau et al.
Chaudhari Chandra
LSI Logic Corporation
LandOfFree
Method of making a CMOS dynamic random-access memory (DRAM) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a CMOS dynamic random-access memory (DRAM), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a CMOS dynamic random-access memory (DRAM) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006394