Apparatus for phase synchronizing clock signals in a fully redun

Details Apparatus for phase synchronizing clock signals in a fully redun Apparatus for phase synchronizing clock signals in a fully redun

1996-03-29

2000-04-25

Decady, Albert

Oscillators

Relaxation oscillators

331 2, 331 17, 368 46, G06F 1500, G06F 1134

Patent

active

060553626

ABSTRACT:
A redundant computer system including two systems capable of independent operation. The two systems correspondingly employ two independent clock generation and distribution (CGD) units which each issue clock and clock definer signals. The clock and definer signals of each system are used internally and are also sent to the other system. When the two systems are split, phase locked loops in each system are disabled, and each system is controlled by a precision oscillator in its own CGD unit When the two systems are merged, one CGD is designated as master and remains under control of its internal oscillator. The clock and definer signals of the master system are employed in the slave system to derive a signal which is used as the reference input to the slave system's phase locked loop from which the slave system's clock and definer signals are developed. Preferably, dual flip-flop phase detector type phase locked loops are employed. For higher frequency operation, it is desirable to incorporate certain correction circuitry which minimizes phase offset at apparent phase lock which is an inherent characteristic of this type of phase locked loop.

REFERENCES:
patent: 3882424 (1975-05-01), Debois et al.
patent: 4823262 (1989-04-01), Calle
patent: 5301171 (1994-04-01), Blow et al.
patent: 5355090 (1994-10-01), Pajowski et al.
patent: 5422915 (1995-06-01), Byers et al.
patent: 5446416 (1995-08-01), Lin et al.
patent: 5530726 (1996-06-01), Ohno
patent: 5552726 (1996-09-01), Wichman et al.
patent: 5557224 (1996-09-01), Wright et al.
patent: 5565816 (1996-10-01), Coteus
patent: 5570397 (1996-10-01), Kubista

Affiliated with

Also associated with

Rating

Apparatus for phase synchronizing clock signals in a fully redun does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for phase synchronizing clock signals in a fully redun, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for phase synchronizing clock signals in a fully redun will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1000367