Zero power power-on reset bootstrapping method and apparatus for

Details Zero power power-on reset bootstrapping method and apparatus for Zero power power-on reset bootstrapping method and apparatus for

1999-02-17

2000-08-29

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327198, 327 91, H03L 700

Patent

active

061114413

ABSTRACT:
A low power selector circuit is described which permits control of multiple configurations of an integrated circuit chip without external pull-up or pull-down resistors or additional lead frame pins. The selector circuit has a gated pull-up resistor formed on the chip, controlled by a sampling latch, When enabled by a power-on reset circuit, the latch samples voltage on the terminal input pad; the latch shuts off the pull-up resistor when a grounded terminal input pad is detected. This circuit thus samples the voltage of a pad of the chip to determine whether it has been grounded; this information may be used to control various chip functions. Very little power consumption is required.

REFERENCES:
patent: 4225825 (1980-09-01), Watts
patent: 5576650 (1996-11-01), Hirontani et al.
patent: 5804995 (1998-09-01), Knuth et al.
patent: 5894240 (1999-04-01), Shieh et al.

Affiliated with

Also associated with

Rating

Zero power power-on reset bootstrapping method and apparatus for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Zero power power-on reset bootstrapping method and apparatus for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero power power-on reset bootstrapping method and apparatus for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1253717