Boots – shoes – and leggings
Patent
1993-04-05
1996-04-30
Mai, Tan V.
Boots, shoes, and leggings
364761, G06F 700, G06F 752
Patent
active
055131328
ABSTRACT:
A novel third phase of CMOS domino logic is identified and used in the logic system of the present invention to store data. The use of this third phase in addition to the normally used precharge and logic evaluation phases, provides a logic structure of cascaded domino logic gates which are pipelined without intervening latches for memory storage. The memory storage function of the conventional latches being provided by the third logic phase. The novel approach requires that the functional inputs to this system have strictly monotonic transitions during the logic evaluation phase, and requires that the precharge signal must be active during only the precharge phase. Embodiments of the pipelined system according to the invention, are structured so that the output of the pipeline are fed back to the input of the pipeline to form an iterative structure. Such a feedback pipeline is viewed as a "loop" or "ring" of logic. The logic ring circulates data until the entire computation is complete. A method for using the logic structure is also described.
REFERENCES:
patent: 4710650 (1987-12-01), Shoji
patent: 4758990 (1988-07-01), Uchida
patent: 5023827 (1991-06-01), Kehl et al.
HaL Computer Systems, Inc.
Mai Tan V.
LandOfFree
Zero latency overhead self-timed iterative logic structure and m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Zero latency overhead self-timed iterative logic structure and m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero latency overhead self-timed iterative logic structure and m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-634169