Zero-consumption power-on reset circuit

Details Zero-consumption power-on reset circuit Zero-consumption power-on reset circuit

1992-08-27

1994-06-14

Kwon, John T.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307592, 307597, G05F 146

Patent

active

053213173

ABSTRACT:
A power-on reset circuit, which may be utilized with CMOS integrated circuits, includes first and second series-connected inverters, wherein the output of the second inverter provides a reset signal. A series of switches and a biasing line having two series-connected diodes are integrally arranged with the inverters. Capacitive coupling to ground and the supply voltage is employed to prevent any static current path between supply voltage rails. The circuit provides a short duration reset signal which follows the supply voltage and is insensitive both to rebound signals on the supply voltage rails and to internal and external noise.

REFERENCES:
patent: 4260907 (1981-04-01), Winebarger
patent: 4818904 (1989-04-01), Kobayashi
patent: 4902907 (1990-02-01), Haga et al.
patent: 5039875 (1991-08-01), Chang
patent: 5103115 (1992-04-01), Ueda et al.
patent: 5120993 (1992-06-01), Tsay et al.
patent: 5172012 (1992-12-01), Ueda
patent: 5212412 (1993-05-01), Atriss et al.
patent: 5214316 (1993-05-01), Nagai

Affiliated with

Also associated with

Rating

Zero-consumption power-on reset circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Zero-consumption power-on reset circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero-consumption power-on reset circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1251567